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ABSTRACT
 
This report describes the development of a data-manipulation experiment
 
using a Z-80 microprocessor. The instrumentation is included in the payloads
 
of two Nike Apache sounding rockets used in an investigation of energetic
 
particle fluxes. The data from an array of solid-state detectors and an
 
electrostatic analyzer is processed to give the energy spectrum as a function
 
of pitch angle.
 
The experiment performed well in its first flight test: Nike Apache
 
14.543 was launched from Wallops Island at 2315 EST on 19 June 1978. The
 
system has been designed to be easily adaptable to other data-manipulation
 
requirements and some suggestions for further development are included.
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1. INTRODUCTION
 
This report describes in detail the development of a rocket-borne data­
manipulation experiment designed to process data from an array of solid-state
 
detectors and an electrostatic analyzer into a form giving the energy spectrum
 
as a function of pitch angle. The information provided by the system will aid
 
in further study of energetic particles in the E region of the ionosphere.
 
Previous phases of the investigation have been described in reports by Voss
 
and Smith [1974, 1977] and in papers by Smith et aZ. [1974], Getler et al.
 
[1975] and Smith and Voss [1976].
 
The energetic particle experiments in the rocket payloads are described
 
in Chapter 2. These provide the input to the data-manipulation experiment.
 
A general description of the data-manipulation experiment is given in
 
Chapter 3. The Z-80 microcomputer, the nucleus of the system, is described
 
together with the devices used to interface the detectors to it. The hardware
 
configuration is shown in block diagram form. The input and output algorithms
 
used in the software are shown and a description is given of the format in
 
which data are output from the system.
 
The hardware and software are described in detail in Chapters 4 and 5,
 
respectively. The four printed circuit boards that contain the data-manipu­
lation experiment are described. Timing diagrams of the interface circuits
 
are presented and an explanation is given of the timing logic. The software
 
is shown in an instruction-level flow chart, and the effects of various
 
parameters in the software are described. A feature of the design is the
 
ability of the experiment to accept a range of rocket spin rates.
 
Chapter 6 contains a description of the equipment for developing the
 
software; the MOSTEK software development board (SDB-80) was used. The chapter
 
also includes details on the design and operation of the EPROM programmer.
 
In Chapter 7 the performance of the data-manipulation experiment during
 
the flight of Nike Apache 14.543 is discussed. Some actual data from the
 
flights are presented to show that the system fulfilled its design goal.
 
In Chapter 8 suggestions for future work are given. Some improvements
 
to the present system in terms of both hardware and software are included.
 
Possible uses of microprocessors in other experiments and in the telemetry
 
system are suggested in a block diagram form.
 
Table 1.1 contains a glossary of abbreviations used in the text and
 
figures of this report.
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Table 1.1 
Abbreviations 
A/D analog-to-digital 
CPU central processing unit 
CTC counter-timer circuit* 
DIP dual in-line package 
EPROM erasable programmable read-only memory 
EPS energetic particle spectrometer 
ESA electrostatic analyzer 
FIFO first-in first-out memory 
IEI interrupt enable input 
I/O input-output 
LSI large-scale integration 
MOS metal-oxide semiconductor 
MSD magnetometer-signal digitizer 
PHA pulse-height analyzer 
PI0 parallel input-output circuit* 
RAM random access memory 
*Circuits used in the Z-80 microcomputer
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2. ENERGETIC PARTICE EXPERIMENTS
 
2.1 Introduction
 
The data-manipulation experiment in the rocket payload receives data from
 
an energetic particle spectrometer (BPS) and an electrostatic analyzer (ESA).
 
The function of these two types of particle detectors is to provide a broad­
band spectral analysis of energetic particles (including electrons and protons)
 
which are believed to be important as an ionization source in the nighttime E
 
region. The energetic particle spectrometer is used for the higher energies and
 
the electrostatic analyzer for the lower energies.
 
The energetic particle spectrometer and electrostatic analyzer experiments
 
prepared for Nike Apache payloads 14.542 and 14.543 are described in this chap­
ter. The objective here is to explain the origin and nature of the signals
 
which are the input to the data-manipulation experiment.
 
It should be noted that the payloads each include, in addition to the data­
manipulation experiment described in this report, two other systems for process­
ing data from the particle detectors. One is a relatively simple system which
 
generates a staircase waveform; this is particularly valuable for rapid evalua­
tion of the performance of the detectors. The system has been used in previous
 
payloads and is described in Voss and Smith [1974].
 
The other system uses a multiplexer followed by a sample-and-hold circuit.
 
This was developed for the payloads of Nike Apaches 14.542 and 14.543. It is
 
described in detail in Leung et al. [1979].
 
The three systems involve some redundancy both for protection against
 
instrumentation malfunction and to allow intercomparison of their performance.
 
Only those circuits which are relevant to the microcomputer data-manipulation
 
experiment will be described in the following sections.
 
2.2 Energetic Particle Spectrometer
 
The energetic particle spectrometer (EPS) comprises a group of six solid­
state detectors in each of the payloads with each detector selected for a
 
particular objective. The detectors are oriented in several directions relative
 
to the payload spin axis and as a group will resolve the energy spectrum between
 
12 and 400 keV. The data obtained from the detectors can be used to identify
 
the particles as electrons, protons or heavier nuclei.
 
The 	solid-state detectors are so-called surface barrier devices with a
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depletion depth of 300 pm and a sensitive area of 50 mm . They are manufactured
 
by Ortec Inc. A surface-barrier detector is a reverse-biased diodefabricated
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by depositing a thin layer of gold or aluminum on n- or p-type silicon, respec­
tively, as shown in Figure 2.1. The metal also serves to attenuate light.
 
When an energetic particle enters into the detector, it loses its kinetic
 
energy through lattice interactions. These particles supply energy to the
 
lattice electrons and lift them from the valence band into the nearly empty
 
conduction band. The high electric field across the depletion region causes
 
the electron-hole pairs created by the ionization event to be quickly swept out
 
of the depletion region yielding a current pulse proportional to the energy of
 
the incident particle. The particle loses some energy in the thin metal sur­
face layer (dead zone) so that the thickness of the layer determines the low
 
energy limit of the detector. The resolution (full-width at half-maximum) is
 
typically 7 keV at room temperature.
 
Current pulses produced by the detectors are at low levels and must be
 
amplified. The pulse is also shaped to minimize the noise content. A block
 
diagram of the amplifying and shaping circuits is shown in Figure 2.2. The
 
shaping circuits employ a triple-integration and single-differentiation scheme
 
to improve the noise characteristics of the pulse. The output of the pulse
 
shaper then goes to the data-manipulation experiment.
 
Table 2.1 shows the specifications of the six detectors in each of the
 
payloads. The detectors have different energy ranges to aid in the identifi­
cation of the energetic particles: detector 3 has a broom magnet to screen out
 
low energy electrons while detector 2, because of its thicker surface, screens
 
out low energy protons; detector 6 detects both protons and electrons. If the
 
output pulses from detectors 2 and 6 are similar while that from detector 3 is
 
different, then the detected particles are electrons; if the output pulses from
 
detectors 3 and 6 are similar while that from detector 2 is different, the
 
detected particles are protons or heavier nuclei. Note that detectors 4 and 5
 
on the payload of Nike Apache 14.542 have aluminum surface layers while
 
detectors 4 and 5 on the payload of Nike Apache 14.543 have gold surface layers.
 
This is done because the payloads were designed to be launched at different
 
times of the day into correspondingly different atmospheric brightness condi­
tions (i.e., dusk and midnight).
 
More information on the solid-state detectors is given in Voss and Smith
 
[1974, 1977]. The EPS experiment for Nike Apache payloads 14.542 and 14.543
 
is described in more detail in a report being prepared by K. L. Fries, L. G.
 
Smith, and H. D. Voss.
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2.3 Electrostatic Analyzer
 
An ESA is included in the payloads to measure particle flux in the 0.5 to
 
10 keV range with a resolution of less than 1 keV. An ESA essentially consists
 
of two cylindrical parallel plates followed by a detector. A voltage is applied
 
to the plates to deflect particles into the detector. The plate voltage deter­
mines the energy of the particle which can successfully traverse the analyzer
 
section.
 
A block diagram of the ESA is shown in Figure 2.3. The plate voltage is
 
stepped logarithmically through six levels and then is allowed to decay expo­
nentially to zero. The voltage sequence alternates between positive polarity
 
and then negative polarity and is symmetrical about zero. This allows the ESA
 
to scan for electrons and protons as well as positive ions. A fraction of the
 
output of the sweep circuit is also telemetered to ground so that the actual
 
plate voltage can be continuously monitored. The voltage sequence is synchro­
nized to the rocket spin such that one step corresponds to one rocket rotation
 
and the decay to two rocket rotations. The total sequence thus repeats after
 
16 rotations Ci.e., six positive-going steps and decay plus six negative-going
 
steps and decay).
 
The detector is an electron multiplier, Johnston Model NMl-5NG. An
 
incoming particle strikes the first of the copper-beryllium dynodes and in so
 
doing generates secondary electrons. An applied potential causes these elec­
trons to strike succeeding dynodes thereby generating more electrons. After
 
20 stages the electrons strike an anode and the charge pulse is collected at
 
the anode.
 
The signal from the detector is processed in the payload in two independent
 
ways. In the first a charge preamplifier in the ESA is used to drive a stair­
case generator which gives a direct method of measuring the count rate. This
 
does not involve the data-manipulation experiment.
 
The second method of processing the ESA data extracts considerably more
 
information: it gives pulse-height analysis of the detector output (which
 
allows energetic positive ions to be identified) and it provides pitch-angle
 
For this method the detector is used with the preamplifier and
information. 

charge shaping circuits of the type developed for the solid-state detectors
 
(see Figure 2.2). The signal is then processed in the data-manipulation
 
experiment in exactly the same way as the signals from the solid-state
 
[1979].
detectors. The ESA is described in detail in Pozzi et al. 
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Figure 2.3 	 Block diagram of the electrostatic analyzer. The
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3. GENERAL DESCRIPTION OF THE EXPERIMENT
 
This chapter presents a general description of the data-manipulation
 
experiment in terms of the hardware and software involved. The information
 
content of the output is also explained. A block diagram of the complete
 
system is shown in Figure 3.1.
 
3.1 Z-80 Microcomputer
 
The Z-80 microcomputer family of components (available from Zilog and
 
Mostek) has been used to implement the experiment. A microcomputer consists
 
of three main parts: a CPU (the microprocessor), memory, and interface
 
circuits to peripheral devices. All of these main parts are MOS LSI devices
 
and their small size allows a powerful system to be constructed in a small
 
physical space.
 
The Z-80 CPU uses 8-bit data words and 16-bit addresses (i.e., a 216 or
 
65,536 byte address space). It contains eighteen 8-bit registers and four
 
16-bit registers. The registers include two sets of six general purpose
 
registers that may be used individually as 8-bit registers or in pairs as
 
16-bit registers. There are also two sets of accumulator and flag registers.
 
There are six special purpose registers such as a program counter and a stack
 
pointer. The Z-80 CPU can execute 158 instructions; these include special I/O
 
instructions which allow the CPU to address 256 I/0 devices in addition to the
 
memory addresses. The CPU is contained in a 40-pin dual-in-line package (DIP).
 
The Z-80 Parallel I/O Circuit (PiO) is a programmable device that provides
 
two 8-bit parallel interfaces between peripheral devices and the CPU. Each of
 
the two interfaces also has two 'handshake' lines so that the peripheral
 
devices can control when data is input or output. The PIO can be programmed
 
to operate in different modes depending on the application. For instance it
 
can be programmed to be used as an input port that generates an interrupt to
 
the CPU when one of the handshake lines is toggled; or interrupt capability
 
and the handshake lines can be disabled so that data is input or output under
 
software control. The PlO is contained in a 40-pin DIP.
 
The Z-80 counter-timer circuit (CTC) is a programmable four-channel
 
device that provides counting timing functions for the CPU. It can also be
 
programmed to act as an interval timer. In this mode a time constant is loaded
 
into a down counter in the CTC by the CPU and the system clock is then used to
 
decrement the counter; when it reaches zero, an interrupt is generated. Other
 
modes allow external circuits to decrement the down counter or to be driven by
 
____ 
_ 
P10*2 
PORT A 
_______f_ 
_CONTROL 
EPROM 
2K BYTES 
t I I 
PCTCI 
PORTA PORT B 
IRAM 1 
2KBYTES 
I t 
DATA BUS 
ADDRESS BUS 
SIGNALS 
MAGNETOMETER A 
SIGNALT 
DIGITIZERR 
MAGNETOMETERA/TEMTR 
SYSTTEM 
PARTICLE DETECTORS 
Figure 3.1 The data-manipulation system. 
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a divided system clock. The CTC is packaged in a 28-pin DIP.
 
In the system described here the PlO's and the CTC are programmed as
 
follows. One port of PIO #1 (Port A) is programmed as an interrupting input
 
port with the handshake lines enabled. Port B is programmed as a non-interrup­
ting output port and the handshake lines are not used. Port A of PIO #2 is
 
programmed as a non-interrupting input port and the handshake lines are again
 
not used. The CTC is programmed to interrupt the CPU approximately every 1.5 ms.
 
An Intel 2716 EPROM is used to contain the non-volatile program for the
 
rocket. It must be programmed by a special programmer (described in Chapter 6)
 
before it is placed in the circuit. Its contents cannot be changed by the CPU
 
after it is in the circuit although an ultra-violet light can be used to erase
 
it if the program is to be changed. It can contain a 2 K byte program and is
 
packaged in a 24-pin DIP.
 
The RAM portion of the memory consists of four Intel 2114 memory chips
 
(also available from EMM SEMI). The 2114 has 1 K x 4 bits and is packaged
 
in an 18-pin DIP.
 
3.2 Peripheral Devices
 
When a particle is sensed by one of the detectors, the pulse that is
 
generated (as described in the previous chapter) goes to a pulse-height
 
analyzer (PHA). It latches onto the peak of the pulse and holds it until a
 
reset signal is received. The peak of the highest level pulse is held if more
 
than one is received before it is reset.
 
Four detectors are used in the PHA system although six particle detectors
 
and the electrostatic analyzers are accommodated during a flight. An apogee
 
switch is used to switch two of the particle detectors out and the electrostatic
 
analyzer and another particle detector in at apogee. Thus the upleg and downleg
 
records of a rocket flight produced by two of the PHA's are for different
 
devices.
 
The four PHA outputs are sequentially multiplexed to the analog input of
 
the A/D. Every 50 ps (actually 51.2 Us) the multiplexer switches to the next
 
PHA, thus each PHA is reset every 200 ps. Two bits from the PHA system are
 
included with each PHA output going to the A/D to identify which PHA produced
 
it.
 
The A/D converts the 0 to 10 V analog signal from the PHA system to an
 
8-bit digital signal although only the upper 4 bits are used. An 8-bit converter
 
was used due to the unavailability of a suitable 4-bit converter. The A/D used
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in the system is a Datel ADC-EH8B which converts the signal by the successive
 
approximation method. The conversion time is approximately 2.4 us.
 
The first-in first-out memory (FIFO) is used to store data in a queue
 
while the CPU is servicing an interrupt from the CTC (the CTC has a higher
 
priority than PlO #1). Nine-bit words are accepted at the input and auto­
matically shifted toward the output and are removed at any rate in the same
 
sequence in which they were entered. Up to 40 9-bit words can be contained i
 
the FIFO, but only 6 of the 9 bits are used in this system (4 bits from the
 
A/D, 2 identifying bits from the PHA system). The three unused inputs are
 
tied to ground. The FIFO allows data to be taken at a faster rate from the
 
PHA system without losing data when the CPU cannot be interrupted by the PlO.
 
The D/A converts the system output from PIO #2 to an analog signal
 
varying between 0 and 5 V. The D/A used in the system, a Micro-Networks
 
MN3020, converts an 8-bit word to an analog signal between 0 and 10 V. Since
 
the telemetry circuitry requires a signal between 0 and S V, the most signifi­
cant bit of the D/A is not used and is tied to ground.
 
The magnetometer signal digitizer (MSD) converts the magnetometer signal
 
to a 4-bit digital signal that represents the rocket's spin position. The
 
magnetometer signal is a sine wave whose frequency equals the spin rate of the
 
rocket. The conversion is done by incrementing a 4-bit counter at a constant
 
Tate (100 Hz) and resetting it when the magnetometer signal crosses a zero
 
reference point in the downward direction. Therefore, the counter is reset
 
once per revolution of the rocket.
 
The circuit of the MSD is described in Leung et at. [1979]. It can be
 
noted here that when the rocket is not spinning as during testing and before
 
launch, the 4-bit counter resets itself, allowing the operation of the
 
experiments to be observed.
 
The rotation is divided into equal sectors only for certain values of
 
rocket spin rate: e.g., 6.67 Hz will give exactly 15 sectors (i.e., 100/6.67);
 
6.25 Hz will give exactly 16 sectors; and 5.88 Hz will give exactly 17 sectors.
 
In general, because the rocket spin rate is pre-set only within a limited
 
range, there will not be an integer number of sectors.
 
In the following section, for simplicity, the data manipulation will be
 
described for the special case of a spin rate of 6.25 Hz. Later, in Section
 
5.2.3, the effect of other values of spin rate will be considered in detail.
 
14
 
3.3 Data Manipulation
 
As indicated above, the rocket rotation is divided into 16 discrete
 
sectors (for a spin rate of 6.25 Hz).. This is shown in Figure 3.2(a). The
 
4-bit number provided by the MSD is used to generate an address for a memory
 
sector that corresponds to a rotation sector. The offset within each memory
 
sector is provided by the data from the FIFO. The entire memory address is
 
formed by concatenating the 4-bits from the MSD with the data from the FIFO,
 
as shown in Figure 3.2(b).
 
The lower I K bytes of the RAM are divided into 16 sectors corresponding
 
to the rocket rotation sectors as shown in Figure 3.2(c). Each of these 16
 
sectors is further divided into four areas corresponding to the PHA's. Each
 
of these areas contains 16 bytes that correspond to 16 energy levels of the
 
particles. Figure 3.2(d) shows which parts of the 10-bit address correspond
 
to the rotation sectors, PHA's and energy levels.
 
When data is input to Port A of PIO #1, an interrupt is generated by the
 
PIe. The CPU services the interrupt by inputting the data. An address is
 
then generated as stated above and the location pointed to is incremented. A
 
flowchart of the input routine alogrithm is shown in Figure 3.3.
 
The CTC generates an interrupt every 1.536 ms which causes the CPU to go to
 
an output routine. Data outputs are done in synchronism with rocket rotation.
 
One memory sector (corresponding to a rotation sector) is output during 1 + 1/16
 
revolution of the rocket. Data starts being output when the rocket has rotated
 
to the rotation sector directly after the one corresponding to the memory sector
 
to be output. For example, data from sector #1 starts being output when the
 
rocket has rotated to sector #2 (referring to Figures 3.2(a) and 3.2(c)). Note
 
that this results in the data in each sector being accumulated over 17 revolu­
tions (i.e., 16 + 16 x 1/16). Since the duration of each sector is i0 ms (the
 
period of the 100 Hz oscillator), it follows that the.output sequence represents
 
the particle data (in each sector) accumulated for a period of 170 ms (i.e.,
 
17 x 10 ms) less the reset time of the PHA (42.5 ms). The output sequence
 
repeats at intervals of 2.72 s (i.e., 17 x 160 ms) for this spin rate (6.25 Hz).
 
The output routine algorithm as shown in Figure 3.4 outputs a byte of data
 
If the flag has not been set, the routine
when the output flag has been set. 

checks to see if the rocket has rotated to within the next sector. If it has,
 
the output flag is set and the routine outputs the first byte in the sector.
 
PULSE-HEIGHT 
DETECTOR SYSTEM 
MAGNETOMETER AND DETECTOR NO) 
14 4 BITS 6 BITS 
13 4 
I0 BIT RAM ADDRESS 
9V8 
(a) 	 (b) 
0 I-I 
1-2
 
I-3
 
64
 
2-1 	 RAM ADDRESS 
4 BITSI 2BITS I 4BITS 
2-4128 
DESIGNATES DESIGNATES 
ROTATION SECTOR ENERGY LEVEL 
896 15-I MEMORY AREA BYTE 
15- 2 
15-3 
15-4960
 16--I 	 DESIGNATES 
DETECTOR
 
16- 3 NUMBER 
16- 4 SECTOR 
(c) 	 d) 
Figure 3.2 	 (a) Rocket rotation sectors; (b) Address formed 
from the two data words; (c) Memory (d) RAM 
address.
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Figure 3.3 Input routine algorithm.
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Otherwise the routine just updates the stored magnetometer data and the routine
 
is exited.
 
An address register (two of the 8-bit general purpose registers) is used
 
to point to the byte to be output. After the data at a RAM location has been
 
output to the D/A, the location is cleared. The address register is then
 
incremented and checked to see if all of the sector has been sent. If it has,
 
the output flag is reset. If all of the 16 memory sectors have been sent
 
(1 K bytes), the address register is reset to the beginning address of the
 
RAM.
 
An example of the output from the system is shown in Figure 3.5. Note
 
that the data from each detector has a 5 V peak at the beginning. Although
 
this peak should by definition correspond to the number of zeroes (no particles
 
or particles below the sensitivity of the detectors) from each detector, it is
 
automatically set to the maximum voltage by the CPU since the number of zeroes
 
would be large anyway. The peaks are also useful in that they separate the
 
detectors allowing the data to be read easily.
 
Note also the signal labeled "marker" at the beginning of the data for
 
sector #1. This signal is included to identify which sector is being output.
 
It varies between 0 and approximately 5 V in 16 discrete steps. For instance
 
the marker for sector #0 is 0 V, the marker for sector #7 is approximately
 
2.5 V and the marker for sector #15 is approximately S V.
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Figure 3.5 	 Example of output from'D/A. The ordinate is the telemetered signal (in volts) and
 
is proportional to number of units (5V 3
2 particles) in the accumulation period.
 
I­
20 
4. HARDWARE
 
The designs of the microcomputer, the A/D-FIFO interface, and the D/A
 
interface are discussed in this chapter. The microcomputer and the A/D and
 
D/A converters are contained on four printed circuit boards as shown in Figure
 
4.1. The circuit board for PIO #2 also contains the MSD and the PHA. A photo­
graph of this board is shown in Leung et a. [1979]. Figure 4.2 shows the
 
location of the system on the payload.
 
Some control signals used in the system are defined in Table 4.1. The
 
detailed timing diagrams of these signals are not presented here as they are
 
not necessary for an understanding of the system operation, but they are
 
available in the MOSTEK data books in the reference list.
 
4.1 CPU-Memory Board
 
The CPU-memory board contains the Z-80 CPU, EPROM and RAM memory, reset
 
circuitry and the system clock oscillator as shown in Figure 4.3. A flexible
 
ribbon cable (Ansley #FSN-21A-20) from connector #1 provides the necessary
 
address, data, and control lines for the operation of the other three boards
 
in the system.
 
A detailed schematic of the CPU-memory board is shown in Appendix I.1.
 
4.1.1 Memory addres decoding. A one-of-eight decoder (Intel 8205 or
 
T.I. 74LS138) is used to enable the RAM and EPROM memories. A diagram of the
 
decoder circuit pin connections is shown in Figure 4.4(a). Address bits All,
 
A12, and A13 from the Z-80 CPU define which output of the decoder will go low.
 
The RD, WR, and MRBQ control lines are used as enabling inputs to the decoder.
 
If 0 or WR goes low and, in addition, MREQ goes low, the decoder is enabled
 
and one of the eight outputs specified by the address lines will go low. Only
 
three of the eight outputs are used because only 4 K bytes of memory are in
 
this system.
 
This particular decoder circuit was used because only one external gate
 
was needed to generate the three select signals (the abbreviation for a select
 
signal is U- where the line indicates active low) and because it will allow
 
easy system expansion in the future with a minimum of changes on the board
 
(i.e., only additional address lines and the other CS lines need be brought
 
out to add another memory board). The resulting memory address map is shown
 
in Figure 4.4(c). The 1 K gap between the RAM segments exists because the
 
decoder generates CS's for 2 K memory segments and the RAM chips are 1 K
 
segments.
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(a)
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Figure 4.1 	 Data-manipulation system circuit boards: (a)boards
 
connected for installing in payload, (b)CPU-memory
 
board.
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(c) 
(d) 
Figure 4.1 Data-manipulation system circuit boards (continued).
 
(c)PIO #1-CTC board, and (d)A/D FIFO board.
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Figure 4.2 Location of the data-manipulation system in the
 
payload of Nike Apache 14.542.
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Table 4.1
 
Z-80 Control signals.
 
M-: 	 An output signal from the CPU that indicates the current machine cycle is
 
the instruction fetch cycle. Ml also occurs with I/OREQ to indicate an
 
interrupt acknowledge cycle, and it indicates to I/O devices when
 
to place data on the data bus.
 
MREQ: The memory request signal is an output signal from the CPU that indi­
cates the address bus holds a valid address for a memory read or memory
 
write operation.
 
I/OREQ: The I/0 request signal is an output signal from the CPU that indicates
 
the lower half of the address bus holds a valid I/0 address for an I/0
 
read or write operation.
 
fD: 	 The read signal is an output signal from the CPU that indicates data
 
should be placed on the data bus by memory or an I/0 device.
 
WR: 	 The write signal is an output signal from the CPU that indicates that the 
CPU data bus holds valid data to be stored in the addressed memory or an I/O 
device. 
INT: The interrupt request signal is generated by I/0 devices. The request
 
will be honored at the end of the current instruction by the CPU if
 
software has enabled an internal interrupt enable flip-flop.
 
NMI: The non-maskable interrupt request signal is also generated by I/0
 
devices. The request will always be honored at the end of the current
 
instruction.
 
RST: 	 Reset signal
 
$: 	 System clock
 
NOTE: The lines above the signals mean they are active low.
 
2,SM~z 
XTAL 
OSCILLATOR 
AllI AIZ, A13 
DECODER 
RAM IN:1 
2114I~x4 
--
CS Kx14 
RAM#2 
24IKx4CS_ 21f4-
IKX4 
- R 
CLOCK BUFFER RD, WR, MREO 
'- ADDRESS LINES AO-AI3 
Z-80 
CP DATA LINES DO -D7 
RS CONTROL LINES--i i-
RD, MIINT, NM I AO-AIOI 
C271 6EPROM VLAECRNTMAXIMUM+5 83OmA CURRENT 
CONNECTOR I[ 
GOES TO OTHER BOARDS 
Figure 4.3 The CPU-Memory board. An arrow on one end of a line indicates a single direction 
signal; arrows on both ends indicate a bidirectional signal; dotted arrows indicate 
some lines go in one direction and some the other direction. 
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Figure 4.4 	Address decoding: (a) Connection of the 8205
 
one-of-eight decoder; (b) Truth table
 
(X = don't-care state); (c) Memory addresses.
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4.1.2 Reset circuit. The Z-80 CPU and CTC have a reset input that cannot
 
be brought high until the data, address and control lines have stabilized after
 
power-on. The reset input can also be used to restart the CPU and CTC in their
 
initial states after power-on by bringing it low for a short period, but this
 
feature was not needed in the data manipulation experiment since it is a dedi­
cated system (i.e., the software is not changed). When the reset line goes
 
high, the CPU starts at address zero and the CTC is in its initial state
 
(i.e., it is not yet programmed for operation). The PIO does not have a reset
 
input but it is in its initial state automatically after a power-on.
 
The reset circuit itself is simple as shown in Figure 4.5. When power is
 
applied, the 68 wf capacitor starts charging through the 10 ks2 resistor. When
 
the Schmitt trigger input of the first NAND gate reaches approximately 1.6 V,
 
it switches and an instant later the reset line goes high. If for some reason
 
power is interrupted to the system, the capacitor discharges rapidly through
 
the diode. The reset line goes high approximately 77 ms after power is applied
 
[i.e., -(104 )(68 x 10-6 )ln(1.6/5)]. 
4.1.3 Clock. A Motorola KIISA 2.5 MHz crystal oscillator provides the
 
system clock signal. It was used because of its small size, slightly larger
 
than a 14-pin DIP, and because it provides a TTL compatible output. As shown in
 
Figure 4.6 a 7404 with 330 n pull-up resistors on the outputs is used to buffer
 
the clock signal. The 330 Q pull-up resistors are required in the Z-80
 
components' specifications. The K111SA oscillator is specified to tolerate a
 
minimum shock of 100 Gt s for 0.1 milliseconds with three shocks in each plane.
 
This specification is adequate for a rocket flight: the oscillator performed
 
well both in pre-flight tests and in actual flight of Nike Apache 14.543.
 
4.1.4 Read-write control. As shown in Figure 4.3 the 2114 RAM circuits
 
receive the WR control signal. It controls whether data is input or output:
 
a high level causes data to be output by the RAM's; a low level causes data to
 
be input (the CS lines must be low also).
 
4.2 	PlO #1 and CTC Board
 
This printed circuit board contains PIO #1, the CTC and the D/A as shown
 
in Figure 4.7. A detailed schematic of the board is shown in Appendix 1.2.
 
The 8205 (or 74LS138) decoder on this board is used to select which I/O
 
port is enabled. PIO #1 has I/O addresses 1 through 3, the CTC has 4 through
 
7, and PIO #2 has 8 through 11. The other outputs of the decoder are brought
 
out on connector #2 for future expansion of the I/0 capability.
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Figure 4.5 Reset circuit.
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Figure 4.6 System clock.
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Figure 4.7 The PIO#1-CTC board. The arrows have the same meaning as in Figure 4.3.
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The interrupt enable input (II) signal from PlO #1 is brought out on
 
connector #2 so that other I/0 ports added in the future can generate maskable
 
interrupts. This signal would be used in the daisy-chain interrupt mode
 
(i.e., Mode 2) described in the MOSTEK Z-80 literature in the reference list.
 
This signal is not used in this system, however, since the Mode 1 interrupt
 
option is used, as described in the following chapter.
 
Even though there are only two ports, the PlO's require four addresses
 
because each port has control logic that must be addressed individually, as
 
shown in Figure 4.8. This logic is programmed to control whether a port is an
 
input or an output port, the handshake lines, and the generation of interrupts.
 
The two handshake lines, RDY and STB, control the data input to a port and
 
the generation of an interrupt to the CPU when the port is programmed to
 
operate in the appropriate mode (i.e., Mode 1, consult the PIO data book). In
 
the data maniplation system the handshake lines are used only for Port A of
 
PlO #1.
 
The timing diagrams for ARDY and ASTB are shown in Figure 4.9(a) where
 
the "A" indicates they are for Port A. Data- is loaded into the Port A input
 
register by applying a pulse of 150 ns (or greater) to the ASTB pin (normally
 
high, pulsed low). ARDY indicates when the input register is empty and is
 
ready to accept an input (normally low, active high). When data is loaded into
 
the input register, an interrupt is generated by the PIO by bringing the INT
 
line low. Whei the CPU has read the input register contents, ARDY returns high.
 
When the PIO is initialized after power-on, Port A must be read once to bring
 
ARDY high even though there is no data in the input register.
 
As stated in the previous chapter the CTC generates an interrupt when an
 
internal down-counter reaches zero. The CTC in this system is connected to the
 
NM line of the CPU which is used to generate non-maskable interrupts. Thus it
 
has a higher priority than PlO #1 or any I/0 port that would be added in the
 
future.
 
4.3 A/D and FIFO Board 
This board contains the A/D, the FIFO, and associated timing logic as shown
 
in Figure 4.10. A detailed schematic of the board is shown in Appendix 1.3.
 
Data is input to this board from the PHA system and is output to Port A of
 
PlO #1.
 
The A/D starts converting an analog signal to its digital representation
 
when a pulse of 100 ns minimum width is applied to its start-convert pin as
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Figure 4.8 PIO block diagram (MOSTEK Z80 Manual). 
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shown in Figure 4.9(b). When the conversion is finished, the end~of-convert
 
line goes low until another conversion is started.
 
The FIFO can be regarded as nine 40-bit serial shift registers. Data is
 
input to the first register and trickles through until a location containing
 
data or the 40th location is encountered. The FIFO has handshake signals
 
similar to the PIO signals which control data input and output.
 
The timing diagram of the FIFO handshake signals is shown in Figure 4.9(c).
 
The input-ready signal indicates when data may be entered into the first
 
register. Data is entered by bringing the shift-in line high. This causes
 
the input-ready line to go low but data will stay in the first register until
 
the shift-in input goes low. The data then propagates to the second location
 
providing it is empty, and the input-ready line goes high again. The input­
ready line will stay low if the FIFO is full. Once data has been shifted to
 
the second location, it automatically continues until other data or the last
 
register is encountered as stated above. The output-ready line goes high
 
when the data reaches the last location. Data is shifted-out when the shift­
out line is brought low and returns high. Data is not shifted from the 39th
 
to the 40th location ufitil the shift-out line goes back high, therefore, the
 
output data is stable until then. The output ready line goes back'high when
 
the data has been shifted unless the FIFO is empty.
 
The end-of-convert signal from the A/D is used to enter data into the
 
FIFO. When the end-of-convert signal makes a high-to-low transition, it
 
triggers a 74123 monostable multivibrator as shown in Figure 4.11. The multi­
vibrator then generates a 475 ns pulse on the shift-in line of the FIFO.
 
The A/D end-of-convert signal and the FIFO input-ready line are combined
 
to generate a status signal to indicate when the board is ready for an input,
 
but it is not used by the PHA system. Since data is input at relatively long
 
intervals of 50 4s the status signal is not needed. It may be noted that the
 
ready-for-input signal, if used, would have to be used judiciously since it
 
will momentarily go low up to 1.025 ps before another start-convert can be
 
applied, as noted on the diagram. Itmomentarily goes low because the FIFO
 
input-ready signal does not go low for up to 440 ns after the shift-in input
 
is brought high.
 
Data is strobed into PIO #1 using: the output-ready signal from the FIFO;
 
ARDY of the PIO; and the system clock divided by eight (i.e., 0.3125 MHz).
 
These three signals are input to a NAND gate whose output goes to another
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monostable multivibrator as shown in Figure 4.2 (the multivibrator is the other
 
half of the 74123 used above). When the divided clock signal makes a high-to­
low transition while the other two NAND gate inputs are high, the monostable
 
will be triggered and the ASTB line of the PI0 will receive a 580 ns pulse.
 
This signal is also used to drive the shift-out line of the FIFO. The divided
 
clock signal is provided by the PHA system.
 
The divided clock signal is included because ARDY could possibly stay
 
high longer than the time it takes the output-ready signal to go low and return
 
high as shown in Figure 4.12. Because of this a method was needed to trigger
 
the multivibrator after both signals have been high for a period of time. If
 
only ARDY and output-ready were used, an extra pulse from the multivibrator
 
could possibly occur causing a data sample to be lost. By using the high-to­
low transition of the clock to trigger the multivibrator only one pulse will
 
be generated by multivibrator.
 
On the systems constructed for Nike Apaches 14.542 and 14.543 0/2 was used
 
instead of D/8 (i.e., $ is the symbol for the clock signal). This could cause
 
a problem if $/2 goes low, high, then back low again after output ready has
 
returned high and before ARDY goes low; or if ARDY goes low while both 0/2 and
 
output-ready are high. The system using 0/2 appeared to work well during tests
 
and the rocket flight but on future flights $/8 should be used.
 
The same signal for the PIO ASTB line and the FIFO shift-out line can be
 
used because the data hold time beyond the ASTB low-to-high transition required
 
by the PIO is zero and a finite amount of time is required to shift data from
 
the 39th to the 40th position in the FIFO after the shift-out transition.
 
Since the data on the output pins of the FIFO will not change instantaneously
 
when the transition occurs, the hold time of the FIFO is greater than zero.
 
In Figure 4.12 note that an extra trigger to the multivibrator could
 
possibly occur during a pulse. This is permissible since it will only
 
cause the pulse to be longer than 580 ns.
 
4.4 	PIO #2
 
As shown in Figure 4.13 PIO #2 is on the board that contains the PHA system
 
and the magnetometer signal digitizer. Four bits of Port A are used to input
 
the magnetometer data, but Port B is not used.
 
Although only four of the sixteen PIO I/O bits are used, the PIO circuit
 
provided the easiest and most efficient interface to the MSD since all the Z-80
 
control signals are handled by the PIO's internal logic. In addition the extra
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I/0 bits could be used for a future experiment.
 
As stated before PIO #2 has addresses 8 through 11 with the CS provided
 
by the decoder on the P-I0-CTC board, but only the addresses for Port A are
 
needed (i.e., 8 and 9).
 
A detailed schematic of this board is given in Leung et aZ. [1979].
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5. SOFTWARE
 
The software written for the data-manipulation experiment is discussed in
 
this chapter. Since some understanding of the Z-80 architecture is needed, a
 
brief description of it is included.
 
5.1 Z-80 Architecture
 
The Z-80 CPU register configuration is shown in Figure 5.1; the CPU
 
contains two sets of independent accumulator, flag, and general purpose regis­
ters. A single exchange instruction enables the CPU to switch between the
 
accumulator and flag pairs while another single instruction is used to switch
 
between the general purpose register sets. This exchange capability is useful
 
(it saves time) when an interrupt is serviced because the contents of the
 
registers do not have to be saved in RAM.
 
The 8-bit accumulator register is used to hold the results of 8-bit
 
arithmetic and logical operations while the flag register indicates the status
 
of 8 or 16-bit operations, such as indicating whether or not the result of an
 
operation is negative or positive. The 8-bit general purpose registers can be
 
used in pairs for 16-bit operations, specifically the BC, DE and HL pairs in
 
both sets. The HL pairs are used by several instructions for memory addresses.
 
The program counter holds the 16-bit address of the current top of the stack
 
located in external RAM. The stack is a last-in-first-out memory file that is
 
used to temporarily store data from the registers. The other special purpose
 
registers are not used by the data manipulation experiment software.
 
The Z-80 CPU has both maskable and non-maskable interrupts. The CPU
 
can be programmed to respond to a maskable interrupt in any one of three
 
possible modes. Mode 1 is used in the present application since there are
 
only two interrupting devices. In this mode a maskable interrupt from PlO #1
 
causes the CPU to jump to location 0038 H (where H means hexadecimal or base
 
16). A non-maskable interrupt from the CTC causes the CPU to jump to location
 
0066 H.
 
The Port I/0 logic of one port of a PIO is composed of sit registers with
 
"handshake" control logic as shown in Figure 5.2(a). The 2-bit mode control
 
register is loaded by the CPU to select the desired operating mode. The input
 
register holds data input to the port and the output register holds data that
 
is to be output. The handshake logic controls the transfer of data between
 
the peripheral and the PlO.
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The 8-bit I/0 select register and the 8-bit mask register are used when
 
the port is programmed to operate in Mode 3. In this mode any of the data
 
lines can be programmed to be an input or output as specified by the select
 
register. The 2-bit mask control register and the mask register are used to
 
control the generation of interrupts in Mode 3, but they are not used in the
 
data manipulation software.
 
The logic for one channel of a CTC is composed of two registers, two
 
counters and control logic as shown in Figure 5.2(b). The time constant
 
register is loaded by the CPU to initialize and re-load the down counter at a
 
count of zero. The channel control register is loaded by the CPU to select
 
the mode and conditions of channel operation. The prescaler divides the
 
system clock by 16 or 256 for decrementing the down counter. The external
 
clock/timer trigger and the zero count/timeout signals are not used in the
 
data manipulation experiment.
 
5.2 	Data-Manipulation Software
 
The software for the system comprises three main parts: initialization,
 
the input routine, and the output routine. During initialization the CTC and
 
PIO's are programmed for operation, the RAM is cleared and other pre-operation
 
details are taken care of. The input and output routines function as explained
 
previously. These three sections of the software are discussed further below.
 
A listing of the program is given in Appendix II.1.
 
5.2.1 Initialization. The flowchart of this section of the software is
 
shown in Figure 5.3. After power-on the PIO's and the CTC are programmed as
 
shown although the interrupt capability of PiO #1 is not enabled and the CTC
 
time constant is not loaded until just before the "Halt" instruction. This is
 
done to prevent an interrupt from occurring before the initialization is
 
finished. HL' and DC' are loaded with 800 H and zero respectively for use in
 
the output routine. Data from the magnetometer must be shifted right two
 
positions and 800 H must be added as shown in Figure 5.4 before it can be used
 
to designate the rotation sector memory area shown in Figure 3.2(d). The ARDY
 
line of PIO #1 must be raised the first time by reading Port A although the
 
data is not used. After the ARDY line is raised, the CPU executes.a "Halt"
 
instruction. When this is done, the CPU enters an inactive state that can
 
only be exited when an interrupt is received. After the interrupt is serviced,
 
the CPU executes the instruction directly following the Halt instruction which
 
is a jump back to it.
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Figure 5.4 Magnetometer data bit positioning: (a) Data bits are
 
put into register D; (b) shifted right two places into
 
top two bits of E, (c) 800H is then added.
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5.2.2 Input routine. A more detailed flowchart of the input routine
 
than in Figure 3.3 is shown in Figure 5.5. Register pair DE is used to hold
 
the current magnetometer data and is updated by the output routine. The data
 
from the P-A system in A is concatenated with the magnetometer data in DE by
 
simply adding register E to A. Register pair HL is then used to hold the
 
concatenated data which point to the RAM location to be incremented.
 
The two lowest order bits of each RAM location are not used since they
 
could be lost when the location is output due to noise (i.e., low order
 
accumulations would be difficult to discriminate from zero). Therefore, four
 
must be added to each location so that it is incremented beginning in the
 
third bit position (i.e., 410 = 1002).
 
When a maskable interrupt is serviced by the CPU, an internal flip-flop
 
is automatically reset such that subsequent maskable interrupts will be
 
ignored. This flip-flop must be set when the input routine is exited so that
 
maskable interrupts are again enabled.
 
The input routine requires between 30 and 31.6 ps for execution (for a
 
2.50 MHz system clock) providing the CPU does not service a CTC interrupt.
 
24.8 ps are required for executing the instructions in the routine and from
 
5.2 to 6.8 ps are required by the CPU to exit the "Halt" state and prepare
 
for servicing the interrupt (i.e., the contents of the program counter are
 
stored in the stack file).
 
Since the input routine requires 31.6 ps and data is input to the FIFO
 
every 51.2 ps, the FIFO is never allowed to store data past its maximum limit.
 
In fact, no more than four inputs are input to the FIFO during the output
 
routine since the maximum time required for the output routine is about 170 ps.
 
The time it takes for the system to catch up with the inputs waiting in
 
the FIFO can be calculated as follows. Let T1 equal the maximum time of the
 
output routine, T2 equal the time it takes the system to catch up, rI equal
 
the input rate to the FIFO, and r2 the output rate from the FIFO to the data
 
manipulation system.
 
rI(Tl) + rl(T 2) < r 2 (T 2 ) (5.1) 
Now although it would appear that T1 = 170 ps, the possibility of the CTC
 
interrupt occurring during the input routine must be taken into account. If
 
the CTC interrupt is received directly after the PIO interrupt, the input
 
routine for that interrupt would have to be finished after the output routine
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since the CTC has a higher priority. In this case the time to complete the
 
input toutine should be added on to the maximum time of the output routine.
 
The input routine would, in the worst case, start at the "Load H register
 
with contents of D" instruction as shown in Figure 5.5. In this case T1 
would be approximately equal to 195 ps (i.e., 170 Vs + 24.8 ps). 
Using equation (5.1) a value for T2 can now be obtained as follows
 
I input + I input < 1 output (5.2) 
51.2 S 51.2 us 2)- 31.6 us
 
Since it is impossible to get a partial input, we round the first term up to
 
4. Thus equation (5.2) becomes
 
T2 T2 (5.3)51.2 ps - 31.6 us 
This gives a value of 330 ps for T'2 but since this is not an integer multiple
 
of 31.6 us, 347.6 us should be used.
 
Since this is the worst case value for the catch-up time, there is no
 
danger of the system getting behind (i.e., 0.3476 ms << 1.536 ms, the CTC
 
interrupt interval). The output routine normally takes much less time than
 
170 ps, as will be shown in the next section. In most cases no more than two
 
or three inputs would be waiting in the FIFO at the end of the output routine.
 
5.2.3 Output routine. The output routine is the most complex of the
 
three software sections. As will be explained below, this results from a
 
desire to provide a method for outputting data in the event of failure of
 
the MSD and the need to accommodate a range of values of rocket spin rate.
 
A more detailed flowchart than the one in Figure 3.4 is shown in Figure
 
5.6. The register sets are exchanged after the magnetometer data in DE is
 
updated. Data for the input routine is contained in one register set while
 
data for the output routine is contained in the alternate set. Note that DET
 
also contains the updated magnetometer data for use later in the routine.
 
Register C' is used as the output flag, as described in Chapter 3. A 01 H
 
contained in C' corresponds to the flag being set while 00 corresponds to its
 
being reset.
 
(a) MSD failure mode. The software includes a method to output data
 
even if there is a failure of the MSD. In this mode the energy spectrums
 
are obtained but there is no pitch-angle distribution.
 
so 
WITH ENDING 
ADDRESS OF SECTOR 
AF MJD Ar' 
NUMBER FROM 
INPUTDATA 
FROM MAONETOMETER 
JROTATIONSECTOR) 
SHIFT OATA1no 
PROPERBIT POSITIONS 
ANDADD BOON 
1 ITO[FIG 54) 
HL!,PUT INA' 
TO Dr/A 
STOREIN BE 
EXCHANGETHlE 
GENERALPURPOSE 
REGISTERSETS SEND 
LOADDE 
WITH (DE) 
CLEAR ' 
YES OUTPUTFLAGSET YES 
Is 
is THEO S 
GOTO 
EGINCREMENTS' L 
(cI],° ;
 
LO C[WITHWI 
FLAGOUTPUT 
 A
 
CLEARSO 
Figure 5.6 Output section of the software 
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Register B' is incremented every time there is a CTC interrupt (i.e.,
 
every 1.536 ms) and is reset to zero when data is output. If the output flag
 
is not set by the MSD before B' is incremented to 67, it is set automatically.
 
The number of times B' is incremented before the output flag is set
 
imposes a lower limit on the spin rate that can be accommodated. The last data
 
output and the first time B' is incremented overlap such that B' would be
 
incremented 67 times between outputs. Since there are 65 outputs (i.e., the
 
64 data bytes and the marker signal) and B' is incremented 67 times, the
 
largest spin period that can be accommodated is 193 ms (i.e., (65+67) x 1.536
 
ms - 10 ms). Figure 5.7 illustrates the situation for a spin period of 193 ms
 
(or longer). A spin period of 193 ms corresponds to a spin rate of 5.18 Hz
 
which is considerably slower than the spin rates of past flights (which have
 
been in the range of 6.4 to 7.5 Hz).
 
The choice of 67 in the above discussion is determined as a compromise
 
between complicating requirements. The output rate in the event of an MSD
 
failure is desired to be as fast as possible, which sets an upper limit on the
 
number of times B' is incremented. It was arbitrarily decided that the inter­
val between outputs should be no more than 10% longer than the time it takes
 
to output a sector. This corresponds to 110 ms and an upper limit of 72 times
 
(i.e., 110/1.536) to increment B'. A 5.5 Hz spin rate (182 ms period) was
 
arbitrarily decided upon as the slowest spin rate anticipated. This gives a
 
lower limit of 60 times (i.e., 182/1.536) to increment B'. Thus the interval
 
created should be greater than 60 but less than 72; 67 was adopted.
 
(b) Outputting sectors #12 to #16. The last four sectors are output when
 
the magnetometer signal digitizer indicates the rocket has rotated to sector #0
 
(i.e., the 4-bit counter output is zero). Figure 5.8 illustrates the reasons
 
for doing this. When the spin rate is faster than 6.67 Hz (i.e., 150 ms
 
period), data will not be input to one or more of the higher order sectors by
 
the input routine. However, because the software is written assuming there
 
would be sixteen sectors, all sixteen are always output even though the data
 
in the highest order sectors may be zero. Therefore a method to set the output
 
flag for the high order sectors was needed, other than the method used for the
 
low order sectors explained in Chapter 3 (i.e., for the lower order sectors the
 
output flag to output a particular sector is set when the rocket has rotated to
 
the sector directly following it). By setting the output flag for the last
 
four sectors when the 4-bit counter is reset to zero, a spin rate of up to
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Figure 5.7 Here and in the following figure the output of the MSD 
is represented as an analog signal to show the relationship
 
between the rocket spin period and the counter cycle time. 
The case shown here is for a 5.18 Hz spin rate (i.e., 193 ms 
period). 10 ms must be added to the spin cycle time to 
get the interval between the times when the output flag is 
set between succeeding sections. Since the counter is
 
incremented at 100 Hz, there are 20 increments between the
 
times the counter is reset (the last count has a shorter
 
interval, 3 ms). This diagram also represents the situation
 
for a spin period greater than 193 ms and for no magneto­
meter signal. R indicates the internal reset of the 4-bit
 
counter and M the reset of the counter by the magnetometer.
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8.35 Hz (i.e., 120 ms period: 12 sectors of input data) can be accommodated
 
without causing the output to get out of synchronism with the rocket rotation.
 
Register pair HLP is used to contain the address of the next byte to be
 
output, and the difference between the contents of HL' and DE' is used to set
 
the output flag since DE' contains the updated magnetometer data. If the
 
output flag is not set, but the difference between the contents of HL' and
 
DE' is FFCO H (i.e., the 2's complement of 0040 H), it will be set. For
 
instance if the contents of DE' were 840 H and the contents of HL' were 800 H,
 
the output flag would be set. Since H' contains OB H when HL' points to a
 
location in the last four sectors, the output flag can be set when the most
 
significant byte of the difference between HL' and DE' equals 03. For example
 
when HL' contains B40 H (i.e., corresponds to sector #13) and DE' contains
 
800 H Ci.e., corresponds to sector #0) the difference is 340 H. By only
 
considering the upper byte the software is simplified and takes less time.
 
(c) Sampling time. In the simplified description in Chapter 3 it was
 
shown that the accumulation interval for each sector is the time it takes for
 
17 revolutions of the rocket. This will now be shown to be true for the
 
actual output routine just described.
 
As shown in Figure 5.9 the interval between when the output flag is set 
for one sector and when it is set for the succeeding sector is 1 + 1/16 
revolution for the first twelve sectors. The interval between when it is set 
for sector #11 and when it is set for sector #12 is I + 4/16 revolution since 
the flag is not set to output sector #12 until the rocket has rotated to 
sector #0. The following three sectors also start being output at sector #0 
on succeeding revolutions so that the interval between setting the flag is 1 
revolution for these sectors. Thus the sum of the sixteen intervals is 
seventeen revolutions (i.e., 12(1 + 1/16) + (I + 4/16) + 4 x I = 17). 
The sampling time for most sectors is a constant (170 ms) when the output
 
is synchronized to the spin of the rocket, independent of the spin rate; the
 
exceptions are the highest order sectors for spin rates greater than 6.25 Hz
 
and the lowest order sectors for spin rates less than 6.25 Hz. After the
 
rocket flight the spin rate is accurately known and the sampling time of the
 
sectors can easily be calculated. For example, consider a spin rate of exactly
 
7 Hz. This is a spin period of 142.86 ms. Thus sectors #0 to #13 would have
 
the full sampling time of 170 ms but sector #14 would have a sampling time of
 
48.6 ms (i.e., 17 x 2. 86 ms) and sector #15 would have a sampling time of 0
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Figure 5.9 	 The interval between the output flag being set to output
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sectors 12 and 13, sectors 13 and 14, and sectors 14 and
 
15 is exactly one revolution
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(i.e., no data). In practice only the data from sectors #0 to #13 would be
 
used.
 
Now consider the situation for a spin rate of 5.5 Hz. The spin period
 
of 181.82 ms results in sectors #0 and #1 accumulating samples twice and,
 
therefore, having sampling times of 340 ms. Sector #2 has a sampling time of
 
201 ms (i.e., 17 x (10 + 1.82) ms). Sectors #3 to #15 have a sampling time
 
of 170 ms. Thus sectors #0 to #2 would contain more samples than the other 13.
 
As noted in Section 3.2 the input to the data-manipulation experiment is
 
the output of the PHA. The multiplexer in the PHA has a timing sequence,
 
involving the sampling and resetting, which reduces the count rate to 70% of
 
the rate originating at the particle detectors (EPS and ESA) [Leung et al.,
 
1979]. This factor must be taken into account in deriving flux densities from
 
the output data of the data-manipulation experiment.
 
(d) The marker signal. The marker signal described in Chapter 3 is
 
obtained by extracting the sector number from the HL' register pair and
 
outputting it immediately after the output flag is set. The lower two bits
 
from the H' register and the upper two bits from L' register are loaded into
 
the A register. The data is then shifted in the A' register such that the
 
most significant bit is in the sixth bit position as shown in Figure 5.10.
 
(e) Other features. Again referring to the flowchart in Figure 5.6 if
 
the output flag is set when the output routine is entered, the program branches
 
to "SEND". This section of the output routine outputs the sector data to the
 
D/A and resets the output flag when all of a sector has been sent.
 
"END" is a RAM location that is used to contain the last address of a
 
sector plus one. When HL' has been incremented enough times such that its
 
contents equal the contents of the END and END+l locations, the output.flag
 
is reset.
 
The high level outputs at zero energy locations that were discussed in
 
Chapter 3 are obtained by outputting 7F H when the four low order bits of L'
 
are all zeroes. The zero energy outputs will be slightly higher than the
 
maximum output of the other fifteen energy levels since the two lowest
 
order bits are ones whereas they are always zero for the other outputs.
 
Whenever the output roatine is exited, the register sets are exchanged.
 
As stated previously the DE register pair now contains the updated magnetom­
eter data for use by the input routine.
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Figure 5.10 The marker signal is obtained from HL' and is
 
put in A' for output to D/A, (a) Sector number
 
in HL' is put in A'. (b) Three shifts are then
 
done to put data in proper bit positions for out­
put to the D/A (i.e., two right circular shifts
 
and one right shift with a zero put into the
 
7th bit).
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The "return from a non-maskable interrupt" instruction automatically
 
enables maskable interrupts. Therefore, the interrupt enable instruction does
 
not have to be used (itwas used in the input routine).
 
(f) Output routine execution time. The amount of time necessary to 
execute the output routine depends on the branches taken within it. There are 
three main possible paths that can be taken: (1)the output flag is set and a 
byte of data is output to the D/A, (2)the output flag is not set when the 
routine is entered but it is set during the routine, and (3)the output flag 
is not set when the routine is entered and it is not set during the routine. 
Path (1)requires from 99.6 ps to 123.2 ps depending on whether the output 
flag must be reset or not and whether it is the end of sector 15 or not. Path 
(2)requires either 130, 160.4 or 168.8 ps depending on whether (a)the flag
 
is set because B' has reached 67, Cb) it is set for dne of the last four
 
sectors, or (c) it is set for one of the first twelve sectors. Path (3)
 
requires either 112.4 or 104 vs depending on whether the flag test is applied
 
for the first twelve sectors or for the last four.
 
Path (2)requires the greatest amount of time, but it is the path most
 
seldom taken since the output flag is only set once per revolution. Path (1)
 
will be taken 64 times per revolution since 64 bytes of data are output. The
 
number of times path (3)is taken depends on the spin rate of the rocket but
 
it will be taken fewer times than path (1)unless the spin rate is slower than
 
or equal to 5.3 Hz.
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6. THE SDB-80 BOARD AND THE EPROM PROGRAMER 
Software was developed for the rocket system using a MOSTEK SDB-80 board, 
a teletype, and an EPROM programmer as shown in Figure 6.1. Some of the 
features of the SDB-80 and the design and operation of the EPROM programmer 
are discussed in this chapter. 
6.1 The SDB-80 Board
 
The SDB-80 is a complete stand-alone microcomputer designed around the Z-80
 
iticroprocessor. It contains 10 K bytes of on-board firmware for software
 
development consisting of an assembler/editor and an operating system. Programs
 
can be edited and assembled directly from 16 K bytes of on-board RAM; this is
 
much quicker than using the teletype tape reader and punch for the source and
 
object versions. Two PIO's and a serial port are provided to interface the
 
SDB-80 to peripheral devices. A photograph of the board is shown in Figure 6.2.
 
The operating system, the DDT-80, has several commands that allow a user to
 
control the operation of the SDB-80. The DDT-0 also provides the software
 
routines for interfacing various peripherals, such as the teletype, to the
 
board. The commands of the DDT-80 are useful when debugging a program on the
 
SDB-80. For example the user can read and modify registers in the CPU, start
 
the execution of a program at a particular address, or dump the contents of a
 
memory segment to a paper tape punch. A particularly useful command allows
 
the user to set a breakpoint at a particular address within a program (i.e.,
 
when program execution reaches this location, the contents of the CPU registers
 
are printed out).
 
The text editor on the SDB-80 is used to generate and modify Z-80 assembly
 
language source programs. There are several editing commands for both line and
 
character editing. Examples of these are a delete-line command and a command
 
that changes a string of characters to another string.
 
Once the source program is generated using the editor, it is assembled to
 
produce Z-80 object code. The assembler on the SDB-80 is a two-pass assembler,
 
and it supports conditional assemblies, global symbols, relocatable programs
 
and a printed-symbol table.
 
The SDB-80 was used to generate, run and debug the initial software for
 
the rocket system. The A/D, the D/A, and a simulated magnetometer signal
 
digitizer were interfaced to the SDB-80 using the two on-board PIO's. A CTC
 
on another board was used to generate the non-maskable interrupts since the
 
on-board CTC generated maskable interrupts and had a lower priority than the
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Figure 6.1 	The EPROM programmer and the teletype connected to
 
the MOSTEK SDB-80 board. This system was used to
 
develop the data-manipulation system software.
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Figure 6.2 MOSTEK SDB-80 Board
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was
PIO's. Once a version of the program was running well on the SDB-80, it 

transferred, with some minor modifications, to a 2716 EPROM on the actual data
 
manipulation circuit boards for further debugging. Using the SDB-80 for the
 
initial versions of the software greatly reduced the debugging time.
 
6.2 	 EPROM Progrzmer
 
An EPROM programmer was 4esigned and built to program 2708 and 2716
 
EPROM's. The EPROM programmer is interfaced to the SDB-80 by PlO #2 (connector
 
J3, Figure 6.2). Port A is used for the 8-bit word to be put on the EPROM,
 
and Port B is used for the programmer control signals.
 
6.2.1 Progr=cmng waveforms. The 2716 EPROM is programmed by applying 
a 50 ms TTL-level pulse to pin 18 (the PD/PGM input) when there is 25 V 
on pin 21. Figure 6.3(a) shows the 2716 program and verify waveforms. Before 
the pulse is applied, a data word and its corresponding address must be placed 
on the data and address lines of the 2716 and held for the duration of the
 
S line must also be held high during the program pulse, but the
pulse. The -­
programmed data may be checked immediately after the 50 ms pulse by lowering
 
the CS line.
 
To program the 2708 it must first be put in the program mode by bringing
 
the C S line to +12 V and holding it there for the duration of the programming.
 
ms pulse is applied to the PGM pin for each data word corresponding
A +26 V 1 

to an address generated by the 4040 counter. Programming all 1024 locations
 
sequentially with a 1 ms pulse constitutes one loop and one hundred loops are
 
required to program the 2708 (manufacturer's specifications). The program
 
waveforms for the 2708 are shown in Figure 6.3(b).
 
The amount of hardware involved in construc­6.2.2 Prograner hardware. 

ting the programmer was kept to a minimum by implementing all the timing
 
functions with software. A block diagram of the programmer is shown in Figure
 
6.4 	(adetailed schematic is included in Appendix 1.4).
 
The 4040, a CMOS binary counter circuit, is used to generate the addresses
 
for the 2708 or the 2716 when one is being programmed or read. Since the
 
data locations are programmed sequentially, the 4040 is reset and incremented
 
to generate the corresponding addresses. A data word corresponding to the 
address generated by the 4040 is placed on Port A of PlO #2. Then the PGM 
line of the 2708 or the PD/PGM line of the 2716 is raised for 1 ms or 50 ms 
The 4040 is then
respectively as described in the previous section. 

incremented and the next location is programmed.
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The AND gates are used to prevent the program pulse lines from going high
 
or the CS lines from going low accidentally. Before the programmer software
 
is executed, the output buffers for Port B of PlO #2 on the SDB-80 are high
 
because the Port B lines are in a high impedance state and the Port B buffers
 
are non-inverting TTL gates (i.e., the TTL-gate inputs float high; the buffers
 
are not shown in Figure 6.3). When Port B is initialized, its output lines go
 
low. Since both high and low states are encountered, an exclusive or type logic
 
had to be used to avoid damaging the EPROM or incorrectly programming a location.
 
By inverting one input to an AND gate and not inverting the other only one input
 
state will cause the output to go high, which solves the problem.
 
The following Boolean equations show the CS lines and the program pulse lines
 
of the 2708 and 2716 as functions of the Port B lines. For the 2716 they are:
 
CS = l •B6 = Bl + B6 (6.1) 
PD/PGM = BO •B7 (6.2) 
For the 2708 they are: 
CS = B4 •B = B1 + 134 (6.3) 
PGM = BO B5 (6.4) 
BO and Bl control the input and output buffers for Port A of the SDB-80
 
PIO. BO must be high to enable the output buffer and Bl must be low to enable
 
the input buffer. As shown by the above equations the CS lines cannot go low
 
unless the input buffer is enabled, and the program pulse line cannot go high
 
unless the output buffer is enabled.
 
As shown in Figure 6.4 there is a switch on one of the inputs to each of the
 
program pulse AND gates. They prevent an EPROM from accidentally being programmed
 
by some possible malfunction of the hardware or software on the SDB-80. Before
 
Port B is initialized by the programmer software, the switches should not be
 
switched with an EPROM in one of the sockets since there would be a possibility
 
of a spike being generated and reaching the program pulse inputs. This could
 
result in an incorrectly programmed location or damage to the EPROM.
 
The timing diagram for the Port B lines is shown in Figure 6.5 B2 is used
 
to increment the 4040 and B3 is used to reset it to zero. The other lines
 
function as explained previously.
 
6.2.3 SDB-80 modifications. The SDB-80 was modified to allow a user to
 
easily operate the programmer and to generate the 50 ms program pulses for the
 
2716. An off-board 2716 EPROM was added to contain the programmer software
 
_____ 
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Figure 6.5 Port B timing diagram. (a) 2716 program and verify.
 
(b) 2708 program.
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and the on-board CTC had two lines tied together.
 
As shown in Figure 6.6 two one-of-eight decoders (74LS138) are used to
 
decode the memory address for the off-board 2716. The starting address for
 
the 2716 is 4000 H. This places it directly above the 16 K bytes of the SDB-80
 
on-board RAM. The EPROM is interfaced to the SDB-80 through connector Ji
 
(the system bus connector, shown in Figure 6.2).
 
Note that the CS signal for the 2716 also goes to the DINB signal of
 
connector Jl. This enables a data bus input buffer on the SDB-80 when the
 
CS line goes low.
 
The zero count output of channel #2 of the SDB-80 on-board CTC is tied 
to the timer trigger input of channel #3 (pin 8 to pin 6 of connector Jl). 
This allows the counter of channel #3 to start being decremented when the 
counter of channel #2 reaches zero. This is done to time the SO ms program 
pulse necessary for programming 2716 EPROM's because a single channel of the
 
CTC cannot time that long of interval.
 
6.2.4 EPROM programer software. The programmer software in the off­
board 2716 controls the sequencing required to program the 2708 and 2716
 
EPROM's. The user is queried to select which operations are performed by the
 
firmware (i.e., he chooses either the 2708 or 2716 to be either read or
 
programmed). A flowchart in Figure 6.7 shows how this is done. The program
 
is listed in Appendix 11.2.
 
The SDB-80 PIO #2 is programmed to be operated in Mode 3 for both port A
 
and port B. Port A is initially defined to be an input port, and port B is
 
defined to be an output port.
 
After port B is programmed, the 4040 reset line is raised and the I/0
 
buffer to port A is disabled. A message is then output to the user to ask
 
whether a 2708 or a 2716 operation is to be performed. After the user defines
 
which one, he is asked to specify a read or write operation.
 
The read routines for both the 2708 and 2716 are very similar. The only
 
differences are that the CS lines controlled by port B are different and that
 
the 2708 has 1024 locations while the 2716 has 2048 locations. To perform a
 
read operation the corresponding CS line is lowered and the input buffer is
 
enabled. The data byte is then input and stored at the location specified
 
by the HL registers. HL and the 4040 are then incremented. If the contents
 
of HL then equal 1024 (for 2708) or 2048 (for the 2716), the routine is
 
exited, otherwise it continues as above.
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Figure 6.6 Connection of the 2716 EPROM that contains
 
the programmer software.
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The program routines for the 2708 and 2716 differ chiefly in the way the
 
programming pulses are applied and in the way the contents are checked after
 
the EPROM is programmed. When either routine is entered, the contents are
 
checked to make sure the EPROM has been erased (i.e., when an EPROM is erased,
 
all locations contain FF H). After this is done, the 4040 and HL are both
 
cleared, and port A is changed to an output port with the output buffers
 
enabled. A message is then output to the user telling him to turn on the
 
"program enable" switch on the programmer. He then hits any key on the tele­
type keyboard to start the programming operation.
 
To program one location of the 2716 data is output on port A and its
 
PD/PGM line is raised for 50 ms as stated in the previous section. Since two
 
channels of the CTC must be used to generate 50 ms, they must be programmed
 
such that the sum of their time constants is 50 ms. One is programmed to start
 
operating immediately while the other is programmed to start operating when
 
its trigger line is brought low by the zero count output of the first channel.
 
The second channel is checked continuously until it reaches zero. When this
 
occurs, the PD/PGM line is brought low and the contents at that location are
 
input and checked to make sure they agree with the data that was output to
 
the 2716. To input the data port A is changed back to an input port, the
 
input buffers are enabled, and the CS line of the 2716 is brought low. If
 
the contents of the 2716 do not agree with the data that was output, the
 
buffers are disabled, the CS line is brought high, and a message is output to
 
the user notifying him of the error. The program routine is then exited and
 
the SDB-80 jumps to the DDT-80 operating system. If the contents do agree,
 
Port A is changed back to an output port with the output buffer enabled. HL
 
and the 4040 are then incremenetd. If the contents of HL then equal 2048,
 
the program routine then branches to "QUIT". Otherwise it continues as above.
 
To program the 2708 a 1 ms pulse is applied to the PGM line while the
 
corresponding data is on port A for each location. This constitutes one loop
 
and one-hundred loops must be gone through as stated in the previous section.
 
Register C is used as the loop counter. Only one channel of the CTC has to be
 
used since only a 1 ms pulse is required. After data is output to Port-A, the
 
CTC is started and is checked continuously until it reaches zero. The PGM
 
line is then brought low and the 4040 and HL are incremented. If the contents
 
of HL equal 1024, then register C is incremented. Otherwise it continues as
 
above. If the contents of C are less than one hundred, another loop is started.
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If it equals one hundred, HL and the 4040 are cleared and Port A is changed to
 
an input port along with the buffers. Data is then sequentially input and
 
checked to see if it equals the original data. If it does not, the user is
 
notified as in the case of a 2716 error and the SDB-80 jumps to the DDT-80
 
operating system. If all the locations agree, then the QUIT routine is entered.
 
In the QUIT routine the buffers are disabled and a message is output to
 
the user asking if he wants to do anything else. If he answers yes, the
 
program is started over at the beginning. Otherwise a jump statement to the
 
DDT-80 operating system is executed.
 
6.2.5 Operation of the programer. The programmer is simple to operate.
 
The desired EPROM data is put into the SDB-80 RAM starting at location zero.
 
Then the user causes the programmer firmware to start being executed by using
 
the 'B' command of the DDT-80 operating system. The following sequence illus­
trates the operation of the programmer starting at the 'B' command.
 
'.E 4000'
 
ENTER A FOR 2708,B FOR 2716
 
'A'
 
ENTER P TO PROGRAM,R TO READ
 
IRI
 
WANT TO DO MORE? Y=YES,N=NO
 
Iy'
 
ENTER A FOR 2708,B FOR 2716
 
'At
 
ENTER P TO PROGRAM,R TO READ
 
TPT
 
TURN ON PROGRAM ENABLE,THEN HIT ANY KEY
 
WANT TO DO MORE? Y=YES,N=NO
 
'N'
 
The above user responses are self-explanatory with the possible exception
 
of the next to last one (the characters within the apostrophes are user
 
responses). After the program switch is turned on, the user starts the
 
programming operation by simply hitting a key on the teletype. Note that when
 
the "N" is entered in the last statement, a jump to the DDT-80 operating system
 
is executed.
 
The programmer firmware automatically checks to see if an EPROM is erased
 
before it is programmed as noted in the last section. The following shows the
 
response of the firmware when a user attempts to program an unerased EPROM.
 
74 
'.E 4000'
 
ENTER A FOR 2708,B FOR 2716
 
'Bv
 
ENTER P TO PROGRAM,R TO READ
 
tP'
 
NOT ERASED
 
If the data from a location in an EPROM does not agree with the data that
 
should be there after it is programmed, the programmer firmware notifies the
 
user as in the following sequence.
 
I.E 4000'
 
ENTER A FOR 2708,B FOR 2716
 
1B 
ENTER P TO PROGRAM,R TO READ
 
Vp'
 
TURN ON PROGRAM ENABLE,THEN HIT ANY KEY
 
ERROR AT 0001
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7. FLIGHT PERFORMANCE
 
The first flight test of the data-manipulation experiment took place on
 
19 June 1978: Nike Apache 14.543 was launched from Wallops Island, Virginia,
 
at 2315 EST as part of the Joint American-Soviet Particle Intercalibration
 
(JASPIC) Project.
 
The rocket attained an altitude of 185 km at 214 s after launch. It has
 
a mid-flight spin rate of 6.85 Hz, well within the design range of the data­
manipulation experiment. The spin period is 146 ms.
 
Figure 7.1 shows a section of the chart record about 5 s before the
 
launch. The time interval between outputs of low order sectors is 160 ms and
 
the output data sequence repeats at intervals of 2.54 s. Since the time
 
interval between outputs of low order sectors is 160 ms instead of the
 
expected value of 170 ms, it appears that the oscillator in the MSD has a
 
frequency greater than the nominal value of 100 Hz (i.e., 17/160 ms 106 Hz).
 
It can be seen that although there is no rocket spin the experiment is properly
 
sequencing through the 16 sectors. (The signals from the detectors are
 
principally noise).
 
A section of a chart record containing the signals from the data-manipu­
lation experiment and the magnetometer is shown in Figure 7.2. This is taken
 
at T + 95 s (T is the launch time), with the rocket at an altitude of 120 km.
 
The data output sequence repeats at intervals of 2.48 s. This is 17
 
revolutions (17 x 146 ms), as described in Section 5.2.3(c). The interval
 
between the outputs from the low order sectors is 156 ms, in agreement with
 
1 + 1/16 revolutions. The intervals between the highest order sectors do not
 
correspond exactly with the description contained in Section 5.2.3(b); in
 
particular sector #15 finishes being output immediately before the output
 
flag is set to output sector #0.
 
It appears that the flag to output sector #15 was not set when it should
 
have been (i.e., when the MSD counter is reset-to zero) and had to be set
 
automatically when register B' had been incremented to 67; see Section 5.2.3(a).
 
The problem could be due to an error in the program in the 2716 EPROM. Some
 
of the object code involved in setting the flag for the last four sectors was
 
entered manually instead of being assembled from the source listing given in
 
Appendix II.I. Thus the error in setting the flag for sector #15 could have
 
been the result of an error when typing in the object code. Possible improve­
ments in this area are discussed in Chapter 8.
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Although sector #15 would not normally contain data for a 6.85 Hz spin
 
rate, it did on this flight because of the 106 Hz frequency of the MSD
 
oscillator. Since the spin period is 146 ms, sectors #0 to #14 have a
 
duration (for input of data) of 9.4 ms for each revolution of the rocket. For
 
these sectors each output represents a sampling time of 160 ms; see Section
 
5.2.3(c). Sector #15 has a duration of 5 ms for each revolution so that the
 
sampling time for this sector is 85 ms (i.e., 17 x 5 ms).
 
The experiment performed well, with the anomalies noted above, until
 
182 s after launch (altitude 180 km). Subsequent to that time data appears
 
in sector #0 with no data in the other sectors. Also the sequencing of sectors
 
#12, 13 and 14 is anomalous. This is illustrated in Figure 7.3 with a section
 
of chart record at T + 185 s. It appears that there was a failure involving
 
the MSD or the PIO #2 (the magnetometer itself did not fail; the signal still
 
appears on channel 6 of the telemetry system). Supporting this interpretation
 
is the observation that the interval between the outputs of low order sectors
 
was 203 ms; compare with Figure 5.7 which shows this interval for a low (or
 
zero) spin rate. The data output sequencerepeats, at intervals of 3.02 s.
 
As noted all the data after T + 182 s is accumulated in one sector. The
 
energy spectrums from the several detectors are obtained but without any
 
information on variation with pitch angle. The signal from the microprocessor
 
ends abruptly at T + 348 s (altitude 101 km, descending).
 
The second rocket carrying the data-manipulation experiment, Nike Apache
 
14.542, was launched from Wallops Island, at 0030 EST on 27 September 1978.
 
This rocket attained an apogee of 183 km at T + 212 s.
 
Preliminary examination shows that the microprocessor data-manipulation
 
experiment performed perfectly for the duration of the flight. None of the
 
anomalies noted earlier were observed during this flight.
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8. CONCLUSION AND RECOMIMENDATIONS FOR FUTURE WORK
 
8.1 ConcZusion
 
In the preceding chapters the design and operation of the data-manipulation
 
experiment has been discussed in detail. It has been shown that it is an
 
effective system for reducing the data from the energetic particle experiments
 
(described in Chapter 2) to a form correlating accumulations of particles at
 
several discrete energy levels with their pitch-angle distributions. The
 
output from this system will reduce the amount of time necessary for interpre­
ting the data from the energetic particle experiment.
 
Without the use of a microprocessor this rocket-borne system could not
 
have been constructed. Nike Apache 14.543 was the first to include a micro­
processor on a University of Illinois payload. The success of this system on
 
Nike Apache 14.543 will provide an impetus for updating other rocket-borne
 
instrumentation by making greater use of digital processing and LSI integrated
 
circuits.
 
8.2 Suggestions for Future Work
 
After the data-manipulation system was completed, it became evident that
 
some things should be changed. These changes are outlined below and are
 
followed by suggestions for other applications of microprocessors in rocket­
borne instrumentation.
 
8.2.1 The data-manipulation program. A simple change in the data-manip­
ulation program (listed in Appendix II.1) will enable the output flag to be
 
set for the last four sectors in the same manner as it is for the other sectors;
 
if the spin rate is too fast, it would continue to be set when the rocket had
 
rotated to sector #0. To do this statement #102 ("JP NOSND") should be deleted
 
and the two statements, "POP HL" and "PUSH HL", inserted in its place.
 
As an example of the result of this change suppose the spin rate is less
 
than 6.67 Hz, The output flag to output sector #14 would be set when the
 
rocket had rotated to sector #15, but if the spin rate were greater than 6.67
 
Hz (i.e., the MSD counter is reset before it reaches 15), the flag to output
 
sector #14 would be set when the rocket had rotated to sector #0 as before.
 
8.2.2 The MSD-ircuit. The change, described above, in the data-manip­
ulation program will not be necessary if the following changes are made in the 
MSD circuits. 
The method of converting the magnetometer signal to a digital form
 
(Section 5.2) can be improved. It would be much better from a software stand­
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point and from a data interpretation standpoint to always have exactly sixteen
 
sectors of data. If there were always sixteen sectors of data regardless of
 
the spin rate, the output flag would be set in the same manner for all sectors
 
and there would not be transmission of useless data; in the present system
 
when the spin rate is above 6.67 Hz, the last few sectors may not contain any
 
useful data.
 
The simplest approach would be to use an A/D converter to convert the
 
magnetometer signal. The magnetometer signal would be made to vary between
 
constant voltage limits, 0 and-5 V, for instance.
 
Another approach would be to use a counter as in the present system but
 
with the counter clock changed such that its frequency was always sixteen times
 
the frequency of the magnetometer signal. This can be done by phase-locking
 
the clock oscillator to the magnetometer signal as shown in Figure 8.1(a).
 
Since the frequency of the Q3 output is equal to the frequency of the clock
 
signal divided by 16, it is used to generate the error signal. The relation
 
of the counter outputs in relation to the magnetometer signal is shown in
 
Figure 8.1(b). The center frequency of the VCO should be about 108 Hz
 
(6.75 x 16).
 
The CTC could also be used to generate a digital representation of the
 
magnetometer signal. Since only one counter/timer channel (channel #0) is
 
used in the present system, the other three are available for other applica­
tions. Referring to Figure 5.2(b) it is seen that the external clock/timer
 
trigger input can be used to decrement the down counter. The zero count/
 
timeout output goes high when the counter is decremented to zero. The magnetom­
eter signal could be used to decrement the channel #1 counter. Since the CTC
 
interrupts the CPU at intervals of 1.536 ms, the cycle time of the magnetometer
 
signal can be determined by counting the number of intervals it takes to
 
decrement the counter. For instance if it takes 93 intervals to decrement
 
the counter by one, the time constant of the magnetometer signal is 142.8 ms
 
(i.e., 93 x 1.536 ms = 1/7 Hz). Once the time constant is determined, channel
 
#2, programmed to be a timer, can be given a time constant of 8.925 ms
 
(i.e., 142.8 ms/16). The zero count/timeout output of channel #2 can then be
 
used to decrement the counter of channel #3. The lower four bits of channel
 
#3 then would be the digital representation of the magnetometer signal.
 
The advantage of this method over the phase-lock technique is that it
 
takes little extra hardware and would cover a wider frequency range. The
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Figure 8.1 Suggestion for improvement in the MSD system.
 
(a) Block diagram showing how the system can
 
be phase locked to the magnetometer. (b) Timing
 
diagram of the counter compared to the magneto­
meter signal.
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disadvantage is that it has a much slower response time and it would require
 
some CPU time. Figure 8.2 illustrates the extra connections to the CTC that
 
would be required.
 
8.2.3 Automatic reset circuit. An automatic reset circuit would be
 
useful during a flight if the CPU jumped to some unspecified location outside
 
the defined program, perhaps due to noise. The circuit shown in Figure 8.3
 
would reset the CPU if it is not addressed after a period of time. For instance
 
in the present system the CTC interrupts the CPU every 1.536 ms causing it to
 
jump to the output routine. The reset circuit could be made to reset the
 
system if this did not happen. One shot #1 would be triggered by the CPU during
 
initialization. The pulse would be sustained if it were addressed periodically.
 
If it were not retriggered, its IQ'output would go low triggering one-shot #2
 
causing the system to receive a reset pulse. By requiring an I/0 instruction
 
to be used to retrigger one-shot #1 the probability of retriggering it
 
unintentionally is reduced.
 
Other schemes such as requiring a particular data word at one address can
 
be used to reduce that probability even further, thereby absolutely-ensuring a
 
reset if the system is not functioning properly.
 
8.2.4 Circuit Zayout. The printed circuit cards should be changed by
 
separating standard microcomputer components from interface devices that will
 
vary according to the requirements of a particular experiment. Cards contain­
ing such components as the CPU, memory and PIO's could be used for several
 
applications without having to be changed. The method of connecting the cards
 
together should be changed to edge connectors. This would allow a card to be
 
easily replaced thereby simplifying debugging of the system. The cards could
 
be strapped in by a bar on top of the cards during a flight to prevent any
 
movement (the bar would also prevent movement when the system was foamed).
 
8.2.5 The deveZopment s stem. The development system should be improved
 
by the addition of an in-circuit emulator and a good bulk-storage device. This
 
will cut the -evelopment time by a significant amount.
 
Presently there is no equipment, other than an oscilloscope, available for
 
debugging hardware problems. The in-circuit emulator would be useful in
 
debugging both the system hardware and software. It interfaces external
 
circuit boards to the SDB-80 by a 40-pin connector inserted in place of the
 
Z-80 CPU. It allows the actual software to be run on the boards just as if
 
the CPU-were still there while giving the user such capabilities as a real­
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time trace of program execution and single-stepping through a program. A
 
faster bulk storage device than the teletype paper type reader/punch would
 
allow programs to be changed faster.
 
There are software drivers in the SDB-80 operating system (DDT-80) for a
 
high-speed paper tape reader and a punch. There is also a compatible flexible
 
disc unit available from MOSTEK. More sophisticated hardware and software
 
could be accomplished with this additional equipment.
 
8.2.6 Other appZications of the rocket-borne data-manipuZation experiment.
 
Another function a microprocessor could perform during the rocket flight is
 
the calculation of electron temperature. This function could be added to the
 
present system since one channel of PIO #2 was not used and since there is
 
plenty of available space left on the EPROM. This calculation would not
 
degrade the performance of the system since it would be done at relatively
 
long time intervals.
 
8.2.7 Data-transmission systems. An even more valuable application
 
would be in the data-transmission system. Currently this system is an analog
 
frequency-division multiplexed FM device. It should be upgraded to a time­
division multiplexed digital system possibly using a microcomputer. This
 
would allow higher resolution data to be sent back. By using a microprocessor­
controlled digital telemetry system data flow could be optimized. Since some
 
experiments will have faster transients, they could be allotted more time
 
slots. Other experiments might require data to be sent only at non-periodic
 
intervals depending on the occurrence or non-occurrence of external stimuli.
 
Interrupts could be used to send back the non-periodic data with priorities
 
assigned depending on the most important occurrence, and a time slot could
 
be specifically allocated for all the non-periodic data.
 
Some of the code-decode (codec) devices that have recently become avail­
able could be useful in a rocket-borne digital telemetry system. These devices
 
convert an analog signal in the voice-frequency range to a digital bit stream
 
using either pulse code or delta modulation. Some even have facilities for
 
microprocessor control included.
 
8.2.8 Applications in ground-based data processing. A ground-based
 
microprocessor-controlled system could be used (in conjunction with the data
 
transmission systems) for bit-synchronization and demultiplexing the data.
 
After the systems were synchronized, the demultiplexed data would be placed
 
On a multi-track tape. After the flight the same system could be used to
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process the data off-line. Figure 8.4 depicts block diagrams of the ground­
based data-reduction systems.
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APPENDIX IItd Data-Manipulation Program
 
DATA MANIPU;LAT CtW'ThQGBA1M
 
ADDR OBJECT ST #
 
>0000 e002 PIA EQU 00 ;PIO#I PORT A 
>1320 0003 END LOU 1320H ;END OF SECTOR ADDR. 
>0001 0004 PIAC Eau 01 ;PIO#I PORT A CONTROL 
>0002 0005 PIB EQU 02 ;PIO#I PORT B 
>0003 0006 P1B EQU 03 ;PIO#1 PORT B CONTROL 
>0008 0007 P2A ElU 08 3PIO#2 PORT A 
>0009 0008 P2AC EU 09 ;PIO!2 POPT A CONTROL 
>13F0 0009 STAK EQU 13FH ;STACK ADDRESS 
>0004 0010 CTI EQU 04 ;CTC CHANNEL #1 ADDRES 
0011 ORG 00
 
'0000 LD56 0012 IM I ;INTERRUPT MODE I
 
'0002 31F013 £013 LD SPJSTAH ;STACK POINTER
 
'0005 3E4F 0014 LD A,'010011111 ;MODE I CONTROL WORD
 
'0007 D301 0015 OUT (PIAC)0 A ;PIO#1 PORT A
 
'0009 3E0F 0016 LD A,11001111B ;MODE 3 CONTROL WORD
 
'000B D303 0017 OUT (PIBC)0 A ;PlIO# PORT B
 
'OOOD D309 0018 OUT CP2AC),A ;PIO#2 PORT A
 
'00F 3E00 0019 LD A,0
 
'0011 D303 0020 OUT CPIBC),A ;OUTPUT PORT
 
'0013 3EFF 0021 LT AOFFH SPROGRAII TO BL
 
'0015 D309 0022 OUT (P2AC),A ;INPUT PORT
 
10017 3EA5 023 LD A,1012201IB ;CTC CONTROL WORD
 
'0019 D304 0024 OUT (CTI),A ;JCdIPJNLL #1
 
2025 ;CLEAR LOWER IK OF RAN USING BLOCK IIOVE. 
'0013 210008 0026 LD HLSOOH JBEGINNING ADDRESS 
'001E 3600 2027 LD CHL),00 ;CLEAR FIRST LOCATION 
'0020 110108 0028 LD DE.8014 ;ADDRESS TO YCVE TO 
'0023 OIFF03 0029 LD 23,1023 ;NUMBER OF MOVES - 1 
'0026 EDBO 0030 LDIR ;BLOCK HOVE 
'0028 D9 0031 EXX 
'0029 010000 0032 LD BC0,0 ;SET UP BC' AND HL' 
'0e2 210008 0033 LL AL,800H ;FOR OUTPUT ROUTINE 
'002F D9 0034 EXX 
'0030 C35001' 0035 JP SPLT ;G0 A=OUND OTHER STUFF 
0036 ORG 1501 
'0150 DB08 0037 SPLT: IN A,(W2A) ;INPUT MSD DATA 
'0152 E60F 0038 AND 00e011111 ;GET RID OF EXTRA BITS 
'0354 57 0039 LD DA 
'0155 3E00 0040 LD A,00 
'0157 CB3A 0041 SRL D ;SAIFT TO PfOPEF BIT 
'0159 IF 0042 RRA ;POSITIOwS. 
'015A CB3A 0043 SRL D 
'015C IF 0044 RRA ;LOWER TWO BITS IN A 
'015D 6F 0045 LD LA ;PUT SHIFTED DATA 
'015L 3E08 0046 LD A,08 ;IN 11L AWL DL AFTLR 
'0160 82 0047 ADD AD ;ADDING O UPPER BIT. 
'0161 57 0048 LD DA 
'0162 62 0049 LD H,D 
'0163 3E83 0050 LD A,100000113 ;EIABLE PIO#l IIT. 
'0165 D301 0051 OUT CPIAC).A 
'0167 3iOF 0052 LD A,15 ;CTC TIME CONSTANT 
'0169 D304 0053 OUT (CTI),A ;START CTC 
0016B FB 0054 ELI ;ENABLE INTERRU=T FF 
'016C D300 0055 IN A,(PIA) ;RAISE ARDY LINE 
'016E 76 0056 lILT: HALT IWAIT FOR INTERRUPTS 
'016F C36E01' 0057 JP HLT 
0058 ORG 38H ;INPUT ROUTINt. ADDRESS 
'0038 62 0059 LD 1L,1' 
95 ORIGINAL PAGE IS 
DATA :IANIPULATION PROGRAII
 
° 
ADL, OBJECT ST #
 
'0039 D50O 006£ IN A,(PIA) ;INPUT DATA FROM FIFO 
'0030 83 0061 ADD AE ;CONCATLNATE DATA '!IT:! 
'003C 6F 0062 LD LA ;USD DATA IJ DL. 
'003D 7E 0063 LD A,(;IL) ;UU1UT DATA TO A 
'003E C604 0064 ADD A,04 IINC. THI'RD BIT 
'0040 77 0065 LD (HL),A 
10041 FB 0066 El IREENABLE IASKABLE I:JT 
'0042 EA4D 0067 RETI 
0068 ORG 66H ;OUTPUT rOUTINE AED. 
'0066 08 0069 EX AFAF' ;EXCHANGE AF PEGISTLmS 
'0067 DB08 0070 IN A,(P2A) ;UvDATE IUSD DATA 1N DL 
'0069 E60F 0071 AND 00001111B 
'006B 57 0072 LD D,A 
'006C 3E0 0073 LD A,00 
'006E CB3A 0074 SRL D 
'0070 IF 0075 RRA 
'0071 CB3A 0076 SRL D 
'0073 IF 0077 RRA 
'0074 5F 0078 LD EA 
10075 3E08 0079 LD A,08H 
'0077 82 0080 ADD AD 
'0078 57 0081 LD DA 
'0079 D5 0082 PUSH DE ;STORE DE 
'007A D9 0083 EXX ;EXCHANGE REGISTERS 
'007B DI 0084 POP DE ;PUT DE DATA IN DE' 
'0070 3EOI 0085 LD A,01 
'007E B9 0086 CP C ;SEE IF OUTPUT FLG SET 
'007F CAC00' 0087 Jp ZSENDI ;GO TO SEND IF IT IS 
'0082 04 0088 INC B 
'0083 78 0089 LD A,B 
'2.84 FE43 0090 CP 67 ;SEE IF B' HAS BEEN 
'0086 CAB600' e091 jP Z,SNDFI ;INCR. TO 67,IF SO SET 
'0089 E5 0092 PUSH HL 
'006A 7C 0093 LD A,H 
'008B FEBB 0094 CP BH ;SEE IF LAST 4 SECTORS 
'008D C29100' 0095 UP NZ,NOTBE ;IF NOT GO TO NOTRE 
'0090 37 0096 SCF ;CLEAR CARRY 
'0091 3F £097 CCF 
'0092 ED52 0098 SEC HLDE ;SUBTRACT DE' FROM HL' 
'0094 7C 0099 LD A,H 
'0095 FE03 0100 CP 03 ;IS UPPEP BYTE 03. 
'0097 CAB500' 0101 JP Z,SNDFL ;IF IT IS ,SLT FLAG. 
'009A C3AC0' 0102 JP NOSND ;IF MOTEXIT ROUTINE 
'09D 37 0103 NOTBE SCF ;CLEAR CARRY 
'009E 3F 0104 CCF 
'009F ED52 0105 SEC HLDE 
'00A1 7C 0106 LD AH 
'0A2 FEFF 0107 CP OFFH ;SEE IF DIFFERENCE IS 
'00A4 C2AC00' 0108 JP NZ,NOSND ;FFCOH (2'S COMPLEMENT 
00A7 F.CO 0109 CP OCH ;OF 0040H). 
'ECA9 CAB500' 0110 Jp Z,5IJDFL ;IF IT IS, SET FLAG 
'00AC El £111 NOSND: POP HL 
' 0AD 3E20 0112 LD A, 00 
'00AF D302 0113 OUT cPIB),A ;ISET DIP, OUTPLT TO 0 
'00B1 D9 0114 LXX ;EXCHANGI qEG. SETS 
'0082 e8 0115 EX AFAF' 
'00B3 ED45 0116 rETN 
lCB5 El 0117 SlvLFL: POP 1L ;SET FLAS ROUTIINE 
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ADDR ObJECT ST # 
'0O06 OEO-1 0118 SNDFI: LD G,01 EST OUTFLT FLAG 
'GOB8 0690 0119 Lb B,00 JOLEAR B' 
'00L-A D5 0120 PbSH DE 
'01BB L5 0121 PUSH HL 
'0c1C 114V00 0122 LL, DE,64 
00CBF 19 0123 ADD HL,DE ;LOAD (END) VJIT{ 
600C 222013 0124 LE (END),HL ;END ADDrESS OF SECTOI 
'0OC3 El 0125 POP HL 
'00C4 DI 0126 POP DE 
'005 C3FAOO' 0127 jp MAFI{ 
'00C8 0600 0128 SINDI: LI. B,00 ;CLEAP B 
'OOCA 7L 0129 LL A,L 
'0GB E60F 0130 AND 0Fh 
'00CD FEG 0131 CP 00 ;SEE IF E :4EPGY POS. 
'000F O2D70e' 0132 JP NZ ..Nb2 
'C0D2 3E7F 0133 S1L6: Lb A, 71H OUTPUT MAX LEVEL 
'00D4 C3DA0O' 0134 JP SEND3 
'00D7 7E 0135 SEND2: LB A.(HL) ;PUT ACCUjIULATION IN A 
'00DS 3600 0136 LD (HL),00 !CLEAR TO ZERO 
'OODA D302 0137 SEND3: OUT (PIB),A ;OUTPUT TO D/A 
'0ODC 23 0138 INC HL 
'OGDD 3A2013 0139 LD A,( LID) ;SEE IF END OF SECTOR 
'OOE0 BD 0140 CP L 
'00I 02F602' 0141 JP NZSEND5 
'00E4 3A2113 0142 LD A,(END+I) 
'00E7 BC 0143 CP H 
'00E8 C2F6eV 0144 JP NZSENLS 
'OOEB 3EOC 0145 Lb AGCH ;SEE IF ALL 16 SECTORS 
'0ZED BC 0146 OP H JHAVE LELN SENT. 
'OOEE 02F400' 0147 JP NZSEN D4 
'00F1 210008 0148 LD HL,8008 ;RESLT TO BEGILNING 
'00F4 OELO e149 SE1D4: LD C,0 JRESET OUTPUT FLAG 
'00F6 D9 e150 SENL5: EXX IEXCHA[GE REGISTERS 
'00F7 08 0151 EX AF,AF' 
'0F8 iD45 0152 RETN 
'OOFA 7C 0153 MAR<: LD Ah ;MARKEP SIGNAL ROUTINE 
'0FB E605 0154 AND 0000011i ;EXTRACT SECTOR NUMBEP 
'O0FD 85 0155 ADD A.L IFROM IL' 
'OFE OF 0156 RRCA ;SHIFT TO RIGhT PUS. 
'O0FF OF 0157 RRCA 
'0100 CB3F 0158 SRL A 
'0102 D302 0159 OUT CPIB),A ;OUTPUT TO D/A 
'0104 D9 0160 EXX ;EXCHANGE REGISTZPS 
'0105 08 0161 LX AF,AF' 
'0106 ED45 0162 RETN 
0163 END 
LRRORS=0000
 
ERRORS=00
 
0005 
0010 
0015 
0020 
0025 
0030 
0035 
0040 
0045 
0050 
0055 
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EPROM PROGiMIMER 
ADDR OBJECT ST # 
0002 ORG 4000H 
'4000 3150FF 0003 LD SP,0FF50H ;STACK POINTEP ADDR 
'4003 3ECF 0004 LD As0CFH SMODE 3 CONT"OL WOPD 
'4005 D3D7 OUT (CD7H),A ;PIO2 CONTROL 
'4007 3L00 0006 LD A,00 
'409 D3D7 0007 OUT (0DIH)2 A ;DEFINE TO BE OUTPUT 
'400B 3ECF 0008 BGN: LD AOCFH ;ilODi 3 CONTROL WOPD 
'400D D3D5 0009 OUT (0DSH),A ;PI0g2 PORT B CONTROL 
'400F 3LFF LD AOFFH 
'4011 D3D5 0011 OUT (ODSi),A ;DEFINE TO BE INPUT 
'4013 3EAE 0012 LD A,1010112 ;RAISE 4040 EST0 
'4015 D3D6 0013 OUT (D6H),A ;DISABLE BUFFERS 
'4017 IEOO 0014 PT: LD S,0 
'4019 217442' LD HL,MESGO ;OUTPUT ON TTY TO 
'401C CDC7E3 0016 CALL PTXT JUSER. ASK TO DEFINE 
'4iF CD9CES 0017 CALL CRLF 32706 OR 2716. DDT-80 
'4022 CD97E5 0018 CALL ECHO ;fOUTINES FOR TTY I/0 
'4025 42 0019 LD BsD 
'4026 CD9CE5 CALL CRLF 
'4029 78 0021 LD AB ;USER SPECIFIED 
402A FE41 0022 CP 'A' ;2708 OR 2716? 
'402C CA4841' 0023 JP ZX2708 
'402F FE42 0024 CP 'B' 
'4031 CA3740' JP ZX2716 
'4034 C31740' 0026 JP PT ;REPEAT IF *RONG CHAR 
'4037 1Eo. 0027 X2716t LD E.0 
4039 219042' 0028 LD HL,MESGI ;ASH 41ETHER TO READ 
'403C CDC7E3 0029 CALL PTXT ;OR PROGRAM. 
403F CD9CE5 CALL CRLF 
'4042 C0D97E5 0031 CALL LCHO 
'4045 42 0032 LD BsD 
'4046 CD9CE5 0033 CALL CRLF 
'4049 78 0034 LD Ab 
'404A FE50 CP 'P' ;USER SPECIFIED 
'404G CA7940' 0036 JP ZPROG ;READ OR PR0SRA)' 
'404F FE52 0037 CP 'R' 
'4051 CA5740' 0038 JP ZREAD 
'4054 033740' 0039 JP X2716 ;REPEAT IF 4RONG CAA 
'4057 110008 READ: LD DE,800 H ;NUMBER OF BYTES 
'405A 210000 0041 LD HL,0000 ;STARTING ADDRESS 
'405D 3E4 0042 LB A,111EC1003S ;LOWER 4040 RST AND 
'405F D3D6 0043 OUT (0D6H),A ;2716 CS. 
'4061 LBD4 0044 REl: IN A,(OD4H) ;IPLT LATA FG0:I 2716 
'4063 77 LD (AL),A ;STORE AT ADLR (IL) 
'4064 23 0046 INC HL 
'4065 3ELi 0047 LD AII coo0oeu J INC=MEM:JT 44C 
'4067 D3D6 0048 OUT (D6:H),A 
'4e69 3iE4 00'49 LD AIllOILcz 
'406B D3D6 OUT (CD6-i),A 
'406D E5 0051 PUSA iL 
'496E 37 0052 SCP jCLLAP CAnRY 
406F 3F 0053 CCF 
'4070 ED52 0054 SBC HLDE ;SL IF (.L)=3001. 
'4072 CA5542' JP ZQUIT ;CLIT IF IT DOSS 
'4075 El 0056 POP HL 
'4076 C36140' 0057 JP REl ;CONTIUL OTHiERIISE 
'4079 110008 0058 PROG: LD DE,SC 
'407C 21C000 0059 LB AL0002C 
98 
EPf.OL PROGRAiR 
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'147F 3EL4 0060 LD A,11100IoB ;ENAjLE Itr'UT SUFFEPS 
'48I D3U6 0061 OUT (D6i) ,A ;LOfER 2716 CS 
"4033 DED4 0062 PR2: IN A.(0D4H) ;INUT TO SLz IF 
'4085 FLFF 0063 CP OFFH ;IT IS LASED 
4057 C230411 0064 JP NZ,P36 ;IF IhOT, TLLL USEr. 
4C8A 23 0e65 INC ;IL 
'4083 3EEB 0066 LD A.I10IOZZZD IN C ' EliT 440 
4068D 
'408F 
L3D6 
3E24 
0067 
0068 
OUT 
LD 
(0D6i) ,A 
A,1011010iB 
4091 
'4093 
D3D6 
ES 
0069 
e07O 
ObT (D6A),A 
PUSH HL 
4094 37 0071 SCF ;CLEAR CARRY 
'4095 3F 0072 CCF 
'4096 
4098 
ED52 
CA9F40' 
ee73 
0074 
S1C 
JP 
hL,DE 
Z,PR3 
;SEE IF (HL)=BZOH 
;STOP IF IT DOES 
'409B El 0075 POP HL 
'409C C38340' 0076 jP PR2 ;OTHEnWISE CONTINUL 
409F El e077 P.93: POP ilL 
40A0 3EAE 0078 LD A,I01O1I1B ;DISAELE BUFFERS, 
40A2 f3D6 0079 OUT (OD6H),A 12716 CS AND 4040 RST 
40A4 3ECF 0080 LD A,0CFH 
40A6 D3D5 0081 OUT (OD5H),A 
40A5 3E00 0082 LD A,e0 ;CHANGE PORT A TO 
'40AA D3D5 0083 OUT (0D5r)LA ;OUTPUT POPT. 
40AG 3EA7 0084 LD A,10100111B ;NABLE.OUTPiT LUFFE'r 
'4£AE 
'40B 
D3D6 
IEO0 
0085 
0086 
OUT 
LD 
(OD6y).A 
i,0 
LOWER 4040 ST. 
'40B2 21AD42' 0087 LD 'iL,MESG2 ITELL USER TO TUFN 0N 
40B5 CDC7E3 0088 CALL PTXT ;POGRAA EAABLE 
40B8 CD9CE5 0089 CALL CRLF ;SVITCH ES. 
'40BB CD22E5 0090 CALL RDCHR ;UAIT FOR AN INPUT 
40BE CD9CE5 0091 CALL CRLF ;FROM USER. 
'40CI 110008 0092 LD DE,800A 
'4004 210000 0093 LD HL,00e0 
'4007 7E 094 PRI: LD A.(HL) ;OUTPUT DATA ON O2TA 
140CG D3D4 0095 OUT (OD4H)hA 
'40CA 3E37 0096 LD A,00110111B ;SET UP CTC FOR 50 NS 
'40CC D3DA 0097 OUT (ODAH),A ;IiUTERVAL. HAVE TO 
'40CE 3EF0 0098 LD A,240 ;USE TYO CHANELS. 
'401D D3DA 0099 OUT (ODAz),A 
'40D2 3L3F 0100 LD A,00111111B 
40D4 D3DB 0101 OUT (0DBi),A 
'40D6 3EES 0102 LD A,232 
'40D8 D3DB 0103 OUT CCDBH),A 
'40DA 3i27 0104 LD A,001001115 ;RAISE PD/P3I LI.E OF 
'40DC L3D6 0105 OUT (OD611),A ;2716. 
'4ODE DBD 0106 PULSL: IN A,(ODH) ;h.AIT FO CT TO 
'l4i0 FE0I 0107 CP 01 COUlT DO!JW. 
'40E2 C2DE40' 0108 lip NZPULSE 
'40E5 3iA7 0109 LD A,10100111L ;LOJEF 2716 FD/PGl 
'40E7 D3D6 0110 OUT (ZD61I),A 
'40E9 3EA6 £111 LD Alle0o101 ;DISA3LE BUFFERS 
'40EB D3D6 0112 OUT (D6H),A 
'40ED 3ECF 9113 LD AC CFH CHANGE PORT f TO 
'40EF D3D5 C114 OUT (0D51i),A ;AN INPUT PORT. 
140F1 3LFF 0115 LD A,SFFH 
'40F3 D3D5 0116 OUT (0D5H),A 
'4F5 3EA4 0117 LD A, 101000L B ;IE1ALLE INPUT 5UrFtnS 
99 
EPRO PROGAi MLER 
ADDR OB!JCT ST # 
'40F7 D3D6 0118 OUT (OD6H),A 
'40F9 3EE4 0119 LD A, 11100100B ;LOWER 2716 CS 
'a0FB D3D6 0120 OUT COD6H).A 
140FD DBD4 0121 IN A.(OD4H) ;INPUT DATA & VERIFY 
'40FF BE 0122 CP (AL) ;IT IS COPRELT. 
'4100 C22841' 0123 UP NZERROR 
'4103 3EA4 0124 LD A,10100100B ;RAISE 2716 CS 
'4105 D3D6 0125 OUT (0D6H),S 
'41e7 3iA6 0126 LD A.10100110B ;DISABLE BUFF.PS 
'4109 DD6 0127 OUT (0D6H)6 A 
'410B 3ECF 0128 LD AOCFH ;CHANGE PORT A TO 
'410D D3D5 0129 OUT (CD5H),A ;OUTPUT PORT. 
'410F 3EO0 0130 LD A,00 
4111 D3D5 0131 OUT (OE5H),A 
'4113 3EP3 0132 LD A 101000112 ;INCFYZENT 4040 
'4115 D3b6 0133 OUT COD6H),A 
'4117 3EA7 0134 LD A,10100111E 
'4119 D3D6 0135 OUT (D6H),A 
'411B 23 0136 INC HL 
'4110 E5 0137 PUSH HL 
'411D 37 0138 5GF ,GLEAR CARRY 
'411E 3F 0139 CCF 
'411F ED52 0140 SBC HLDi ;5FF IF (HL)=800H 
'4121 CA5542' 0141 jP ZQUIT ;QUIT IF IT DOLS 
'4124 El 0142 POP HL 
'4125 C38740' 0143 OP PR JOTHERWISL COWTINUE 
'4128 3EA4 0144 ERROR: LD A.101001005 ;EISABLE BUFFEPS 
'41IA D3D6, 0145 OUT (0D6H),A 
'412C E5 0146 PUSH HL 
'412D I50 0147 LD E. 
'412F 21F142' 0148 LD lL,.eESG4 ;TELL USEE WHEE 
'4132 CC7E3 0149 CALL PTXT ;EPROR WAS. 
'4135 El 0150 POP HL 
'4136 7C 0151 LD A, H 
'4137 CD8BE5 0152 CALL PACC 
'413A 7D 0153 LD AL 
'413B CDBE5 0154 CALL PACC 
'413E CD9CE5 0155 CALL CFLF 
'4141 3EA6 0156 LD A,101C0110E ;DISABLE BUFFEPS 
'4143 3DD6 0157 OUT (0E6.1) A 
'41-45 C31DLI 0158 OP £NTR 1PETU'Tq TO DDT-Se 
4148 IELO 0159 X2708: Lb EO 
'414A 219042' 0160 LD HLMESGI ;ASX USi .JnETHEE TO 
'414D CDC7E3 0161 CALL PTXT ;READ OR TO PFOGPPI. 
'4150 CD9CE5 0162 CPLL CRLF 
'4153 CD97E5 0163 CALL ECHO 
'4156 42 0164 LD B,D 
'4157 CD9CE5 0165 CALL CRLF 
'415A 78 0166 LD AlB 
'415B FE50 0167 CP 'P' ;USER SPECIFIED 
'415D 
'4160 
CA8A41' 
FE52 
0168 
0169 
jP 
CP 
Z,PG 
'F 
Epro PrOGrr.I' 
'4162 CA6841' 0170 JP Z,RD 
'4165 C34841' 0171 OP X2708 IREPEAT IF WFONG CAAP 
'4168 110C04 0172 RE: LD DE,400H ;# OF EYTES 11' 27n$ 
'416B 21M00 e173 LD HLOCC0 
'416E 3EB4 0174 Lb A,1011C1002 ;LOWER 27C8 CS, 
'4170 D3D6 0175 OUT (0L6:i)A ;ENALE. IFUT DUFFEF 
100 
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OF POOR QUALY"-t 
LPR-O :1PROGFR.AIILR 
gLul 0EJECT ST # 
'4172 
41.74 
DBD4 
77 
0176 
0-177 
RDI: IN 
LD 
A,(COD4H)
CHL),A ;I.JPUT STORi. DATA FTr.o: 27C8 AT ADi'P. (LL) 
'4175 23 0178 INC HL 
'4176 3EB 0179 LD A,101100002 "INCREHEENT 4640 
'4178 D3D6 0180 OUT COD6H),A 
'417A 3EB4 0181 LD A.101101003 
'417C D3D6 0182 OUT COD6H),A 
'417E E5 0183 PUSH HL 
'417F 37 0184 SCF ;CLEAR CARRY 
'4180 3F 0185 CCF 
'4181 ED52 0186 SEC HLDE ;SEE IF (r[L)=40eH 
'4183 CA5542' 0187 JP Z,QUIT ;QUIT IF IT DOES 
'4186 El 0 188 POP HL 
'4187 C37241' 0189 JP RD1 
418A 110004 0190 PG: LD DE,400H 
418D 210000 0191 LD HL,00 
'4190 3i.4 0192 LD A,10110100B ;LOWLRI 2708 CS, 
'4192 D3D6 0193 OUT C0D6H),A ;ENABLE INPUT EUFFER 
'4194 DBD4 0194 PGS; 1N A,(OD4H) ;INPUT TO S1L IF 
'4196 FEFF 0195 CP 0FFH lIT IS ERASED 
'4198 C2B3041' 0196 OP rYZPG6 ;IF NOTTELL USEr 
'419B 23 0197 INC HL 
'419C 3EBO 0198 LD A,101100002 ;II4CREUZJlJT 4040 
'419E D3D6 0199 OUT (OD6H),A 
'41AO 3E84 0200 1D A,10110100B 
'41A2 D3D6 0201 OUT (CD6H),A 
'41A4 ES 0202 PUSH HL 
'41A5 37 0203 SCF ;CLEAR CARRY 
'41A6 3F 0204 CCF 
'41A7 ED52 0205 SBC HLjDE ;SEE IF (HL)=400H 
'41A9 CAC241' 0206 0P Z,PG7 ;IF SO0,0 TO PG7 
'41AG El 0207 POP HL 
'4HAD C39441' 0208 0P PG5 OTHIERWISE CONTINUE 
'4120 IESlo 0209 PG6: LD Elo 
'41S2 21FB42' 0212 LD ILMESGS 
'4115 CDC7E3 C211 CALL PTXT 
'41B8 CD9CE5 0212 CALL CRLF 
'41BB 3EA6 0213 1D A, 10100118B ;LISALLE BUFFEPS, 
'412BD D3D6 0214 OUT (OD6h),A ;RAISL CS 
'41BF C31EI 0215 JP UINTR 
'41C2 hl 0216 PGT: POP 1HL 
'41C3 3ZAE 0217 LD A,101011102I ;DISABLE BUFFEFS, 
'41C5 D3D6 e218 OUT (0D64i),A ;!AISE 4040 RST. 
'4107 3ECF 0219 LD As CFHi ;CI:ANGE PORT A TO 
'41C9 D3D5 0220 OUT COD511),A ;OUTPUT "OT. 
'41Cm 3E00 0221 LD A,00 
'410D D3D5 e222 OUT (D5H),A 
'41CF li00 '0223 LD Z, 0 
'41D1 21AD42' 0224 LZ .IL,INSG2 ;TILL LSE. TO TU=J 
'41D4 CDC7E3 0225 CALL PTXT ;ON ?ROGRAt ENABLE 
'41D7 0D9 Ci5 0226 CALL CRLF ; SQI TCIES. 
'41DA CD22L5 0227 CALL RDCHR SUWAIT FOr INVUT 
'41DD CD9CE5 e228 CALL CRLF ;FROI LSEr. 
*41E0 110004 0229 LD DE, 400H{ 
"41E3 0264 023Z L; C,100 ;0 IS LOOP CO.UJTL 
'41E5 210000 0231 PGI: 1D IHL,00 
'41L8 3EA7 0232 LD A, 0ICZIIl± ;LO"ER 4U40 f.ST, 
'41EA D3D6 0233 OUT (CDSH),A ;ENADLE OUTPUT LUFFER 
101 
LP202 PPOGflXI'ILR 
AL'D O3JECT ST # 
'41EC 7E 0234 PG2: LD ,(IL) ;OUTPUT DATA 0~j 
'41LD D3D4 0235 OLT C0D41),A ;PORT A. 
'41LF 3E17 0236 LD A I2 0101112 ;SET UP CTC FO. I !S 
'41F E3DA 0237 OUT (ODAHY,A SINTERVAL. 
'41F3 3E97 023- TD A,151 
'41F5 D3DA 0239 OUT (ODAH),A 
'41F7 3L87 0240 LD A,10000111B ;RAISE 2708 PGi LINE 
41F9 
'41FE 
D3D6 
DBDA 
0241 
0242 P03: 
OUT 
IN 
(0D6H),A 
A,(SDAHI) ;WAIT FOP CTC TO 
'41FD FEOI 0243 CP 01 3COUNT DOWN. 
'41FF C2FB41' 0244 JP NZ,PG3 
'4202 
'4204 
3EA7 
D3D6 
0245 
0246 
LD 
OUT 
A,1o00111E 
(OD6H)JA 
;LOIEP. 2702 PGM LINE 
'4206 3LA3 0247 LD A.10100011E ;INCRLENT 404e 
'4208 D3D6 0248 OUT (OD6H),A 
1420A 3A7 0249 LD A1II0111B 
'420C D3D6 0250 OUT (0D6H),A 
420E 23 0251 INC HL 
420F E5 0252 PUSH HL 
'4210 37 0253 SF JCLEAR CARRY 
'4211 3F 0254 CCF 
'4212 
'4214 
ED52 
CAIB42' 
0255 
f256 
SBC 
JP 
HL,DE 
Z,PG4 
;SEE IF (HL)=40eH 
;GO TO PG4 IF SO. 
'4217 El 0257 POP HL 
'4218 C3EC41' 0258 Jp PG2 ;OThERWISE CONTINLE 
'421B El 0259 PG4t POP HL 
'4210 OD 0260 DEC C 
'421D 
'4220 
CA2742' 
3EAF 
0261 
0262 
JP 
Lb 
ZICHK 
A.101011112 
;IF 10C LOOPS,STOP 
;RAISE 4040 RST 
'4222 D3D6 £263 OUT (0D61H),A 
'4224 C3E541' 0264 OP PGI ;IF <!00,CONTINUE 
'4227 
'4229 
3EAE 
D3D6 
0265 C.-K: 
0266 
LD 
OUT 
A,10101110E 
(0D61H){A 
;DISABLE bLFFERS 
;rAIS .C40FlST. 
'4223 3ECF 0267 LD A,OCFi ;CHAJGE PORT A TO 
'422D D305 e268 OUT ( D5H),A ;I:JPUT PORT. 
'422F 3EFF 0269 LD A,0FFI 
'4231 D3D5 £270 OUT (0D54),A 
'4233 210000 0271 LD ±{L,00 
'4236 3LB4 £272 LD A,1O11CIlCB ;EIJAELE INPUT EUFFEI, 
'4238 D3D6 0273 OUT (0D621),? ;LOWER 4040 PT & CS. 
'423A DBD4 0274 CHI: IN AA(OD4H) ISLE IF COJTJTS OF 
'423C BE 0275 CP (HL) ;2708 ARE COPRECT. 
'423D C22841' £276 JP NZ, ER0O ;IF NOT,G0O TO EBOR 
'4240 23 0277 INC HL 
'4241 E5 0278 PUSH HL 
'4242 37 0279 SCF ;CLEAR CAPRY 
'4243 3F 0280 CCF 
'4244 
'4246 
ED52 
CA5542' 
0281 
6232 
SBC 
OP 
HL,DE 
ZOUIT 
;SEE IF (HL)=4001{ 
;IF SO QUIT 
'4249 El 0283 POP HL 
'424A 3EB0 0234 LD A,101000b ;INCPE[1liT 404C 
'4240 D3D6 £28b OUT (0D6A),A 
'4214E 3EB4 0286 LD A,110leiB 
'4250 
'4252 
D3D6 
C33A42' 
0287 
0288 
OUT 
0P 
(0D61i),A 
CIiAI ;OTILhFWISE CONTINUE. 
'4255 3ZA6 02b9 CUIT: Lt AIcIIIob ;LISA3LE DUFFE'RS 
'4257 D3D6 0290 OUT (0D6d),A 
'4259 lECo 0291 LD El, 
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ADDR OBJECT ST # 
'425B 
'425E 
'4261 
21D542' 
CDC7E3 
CD9CE5 
0292 
0293 
0294 
LD HLjMESG3 
CALL PTXT 
CALL CRLF 
;ASK USER IF HE WANTS 
;TO DO MORE. 
'4264 GD97E5 0295 CALL ECHO 
'4267 42 0296 LD BID 
'4268 CD9CE5 0297 CALL CRLF 
'426B 
'4260 
426E 
4271 
'4274 
'428F 
'4290 
76 
FE59 
CAOB40' 
C31DEI 
454E5445 
03 
454E5445 
0298 
0299 
0300 
0301 
0302 MESGO: 
0303 
0304 MESGI: 
LD A,B 
CP ty' ;IF YES GO TO EGN 
JP Z,PGN 
aP MNTR ;OTHERWISE TO DDT-80 
DEFM 'ENTER A FOR 2708,B FOR 2716' 
DEFB 03 ;SIGNIFIES END OF I1SG 
DEFM 'ENTER P TO PROGRAII,R TO READ' 
'42AC 
'42AD 
03 
5455524E 
0305 
0306 MESG2: 
DEFS 03 
DEFM 'TURN ON PROGRI.I ENASLETHEN HIT A' 
42D4 
'42D5 
03 
57414E54 
0307 
0308 MESG3: 
DEFB 03 
DEFM 'WANT TO DO MORE? Y=YESN=N0' 
'42F0 03 0309 DEFB 03 
'42FI 4552524F 0310 MESG4: DEFM 'EPROR AT 
'42FA 03 0311 DEFE 03 
142FB 4E4F542e 0312 MESG5: DEFM 'NOT ERASED' 
'4305 03 0313 DEFB 03 
>MID 0314 MNTR ECU 0EIlDH ;LDT-80 ADDRESS 
0315 ;STE FOLLOWING ARE DDT-Be ROUTINES FOR TTY i/0
>E3C7 
 0316 PTXT EQU OE3C7H ;PRINT TEXT
 
>E59C 0317 
CEL EQU OE59CH ;RETURN,LINE FEED

'E597 
 0318 ECHO EQU 0E597H ;INPUT CHAR.,ECHO IT
>E522 
 0319 RDCHR EQU 0E522H ;READ A CHAR.
 
>E58 
 0320 PACC EQU 0E58BH S0UTPUT AUCUUULATOE
 
0321 END
 
ERRORS=0000
 
ERRORS=0000
 
ORIGINAL PAC S 
fPOR QUA~iar. 
